A Memory Reduced Turbo Code Decoding Architecture for LTE-Advanced Standard Based on Reverse Recalculation
ZHAN Ming1, WEN Hong2, WU Jun3
1. College of Electronic and Information Engineering, Chongqing 400715, China;
2. National Key Laboratory of Science and Technology on Communications, University of Electronic Science and Technology of China, Chengdu, Sichuan 611731, China;
3. School of Information Security Engineering, Shanghai Jiao Tong University, Shanghai 200240, China
In the LTE-Advanced standards,to satisfy the low-power dissipation requirement in mobile scenarios,a decoder with small memory size has attracted extensive attention.By decomposing the trellis diagram of the adopted turbo code,this paper proposes a memory reduced decoding architecture based on reverse recalculation.A modified Jacobian logarithm is specially investigated for the reverse recalculation,and the reverse recalculation in logarithmic domain and the realization structure are also presented.It shows that at the price of low redundant calculation complexity,the memory size is reduced by 50%,while the decoding performance is very close to that of the Log-MAP algorithm.The proposed decoding scheme is superior to other decoding architectures in terms of dummy computation complexity,memory size and decoding performance.
[1] Berrou C,Glavieux A,Thitimajshima P.Near Shannon limit error-correcting coding and decoding:turbo-codes[A].International Conference on Communications 1993[C].Geneva,Switzerland:IEEE Computer Society,1993.1064-1070.
[2] 3GPP TS 36.212 v11.3.0,3rd Generation partnership project:Multiplexing and Channel Coding (Release 11)[S].
[3] 3GPP TS 36.212 v9.2.0,3rd Generation partnership project:Multiplexing and Channel Coding (Release 9)[S].
[4] Yoo I,Kim B,Park I C.Tail-overlapped SISO decoding for high-throughput LTE-Advanced turbo decoders[J].IEEE Transactions on Circuits and Systems-I:Regular Papers,2014,61(9):2711-2720.
[5] Liu H S,Diguet J P,Jego C,et al.Energy efficient turbo decoder with reduced state metric quantization[A].Workshop on Signal Processing Systems 2007[C].Shanghai,China:IEEE Computer Society,2007.237-242.
[6] Lin J S,Shieh M D,Liu C Y,et al.Efficient high-parallel turbo decoder for 3GPP LTE-Advanced[A].International Symposium on VLSI Design,Automation and Test 2015[C].Hsinchu,Taiwan:IEEE Computer Society,2015.1-4.
[7] Papaharalabos S,Sweeney P,Evans B G.Constant Log-MAP algorithm for duo-binary turbo codes[J].Electronics Letters,2006,42(12):709-710.
[8] Schurgers C,Catthoor F,Engels M.Memory optimization of MAP turbo decoder algorithms[J].IEEE Transactions on VLSI Systems,2001,9(2):305-312.
[9] Lee D S,Park I C.Low-power Log-MAP decoding based on reduced metric memory access[J].IEEE Transactions on Circuits and Systems-I:Regular Papers,2006,53(6):1244-1253.
[10] Lin C H,Chen C Y,Wu A Y.Low-power memory-reduced traceback MAP decoding for double-binary convolutional Turbo decoder[J].IEEE Transactions on Circuits and Systems-I:Regular Papers,2009,56(5):1005-1016.
[11] Martina M,Masera G.State metric compression techniques for turbo decoder architectures[J].IEEE Transactions on Circuits and Systems,2011,58(5):1119-1128.
[12] Papaharalabos S,Mathiopoulos P T,Masera G,et al.On optimal and near-optimal turbo decoding using generalized max* operator[J].IEEE Communications Letters,2009,13(7):522-524.
[13] Lin C H,Wei C C.Efficient window-based stopping technique for double-binary turbo decoding[J].IEEE Communications Letters,2013,17(1):169-172.
[14] Belfanti S,Roth C,Gautschi M,et al.A 1Gbps LTE-Advanced turbo-decoder ASIC in 65nm CMOS[A].Symposium on VLSI Circuits 2013[C].Kyoto,Japan:IEEE Computer Society,2013.284-285.
[15] Vogt J,Finger A.Improving the max-log-MAP turbo decoder[J].Electronics Letters,2000,36(23):1937-1938.
[16] Classon B,Blankenship K,Desai V.Channel coding for 4G systems with adaptive modulation and coding[J].IEEE Wireless Communications,2002,9(4):8-13.
[17] Wang H,Yang H W,D C Yang.Improved Log-MAP decoding algorithm for turbo-like codes[J].IEEE Communications Letters,2006,10(3):186-188.
[18] Zhan M,Wu J,Zhou L,et al.A memory access decreased decoding scheme for double binary convolutional Turbo code[J].IEICE Transactions on Fundamentals,2013,E96-A(8):1812-1816.
[19] Lin C H,Chen C Y,A Y Wu.Area-efficient scalable MAP processor design for high-throughput multi-standard convolutional turbo decoding[J].IEEE Transactions on VLSI Systems,2011,19(2):305-318.
2017, Vol. 45 
