1. Hefei University of Technology, Hefei, Anhui 230009, China;
2. China Electronics Technology Group Corporation No. 38 Research Institute, Hefei, Anhui 230009, China;
3. Anhui Province Key Laboratory of Affective Computing and Advanced Intelligent Machine, Hefei, Anhui 230009, China
Abstract：Nowadays,due to the lack of appropriate 3D SICs (3D Stacked Integrated Circuits) cost estimation methods under the impact of the multiple bonding,and the generally neglect of the discarding costs in test process production,the existing test methods can not be well applied in the actual production.Based on the feature of mid-bond test,this paper proposed a 3D SICs theoretical total cost model,by synergistically considering the bonding rate and discarding cost,further,a 3D SICs optimal bonding order algorithm is proposed.Finally,the paper also puts forward a method to optimize the mid-bonding test times.This method can achieve "multiple bondings but plus one test" by replacing the traditional "one bonding and plus one test" method.Experimental results show that the cost of the proposed model is closer to the actual production.Optimal bonding order and Optimized mid-bonding test times can be effective to guide the 3D chip manufacturing.
[1] 常郝,梁华国,蒋翠云,等.一种3D堆叠集成电路中间绑定测试时间优化方案[J].电子学报,2015,43(2):393-398. Chang H,Liang H G,Jiang C Y,et al.Optimization scheme for mid-bond test time on 3D-stacked ICs[J].Acta Electronica Sinica,2015,43(2):393-398.(in Chinese)
[2] 王伟,张欢,方芳,等.2TF:一种协同考虑过硅通孔和热量的三维芯片布图规划算法[J].电子学报,2012,40(5):971-976. Wang W,Zhang H,Fang F,et al.2TF:Acollaborative considered TSV and thermal floorplanning algorithm for three-dimensional chip[J].Acta Electronica Sinica,2012,40(5):971-976.(in Chinese)
[3] 余慧,吴昊,陈更生,等.一种堆叠式3D IC的最小边界热分析方法[J].电子学报,2012,40(5):865-870. Yu H,Wu H,Chen G S,et al.A minimal boundary thermal analysis method for stacked 3D IC[J].Acta Electronica Sinica,2012,40(5):865-870.(in Chinese)
[4] 神克乐,向东.基于三维芯片热驱动的扫描测试策略[J].电子学报,2013,41(6):1202-1206. Shen K L,Xiang D.Three dimensional ICs thermal-driven test application scheme[J].Acta Electronica Sinica,2013,41(6):1202-1206.(in Chinese)
[5] Taouil M,Hamdioui S,et al.Test cost analysis for 3D die-to-wafer stacking[A].the Asian Test Symposium (ATS)[C].Shanghai:IEEE,2010.435-441.
[6] Taouil M,Hamdioui S.On optimizing test cost for wafer-to-wafer 3D-stacked ICs[A].the Design & Technology of Integrated Systems in Nanoscale Era[C].Tunisia:IEEE,2012.1-6.
[7] Taouil M,Hamdioui S.Yield improvement and test cost optimization for 3D stacked IC[A].the Asian Test Symposium (ATS)[C].New Delhi:IEEE,2011.480-485.
[8] Taouil M,Hamdioui S,et al.Using 3D-COSTAR for 2.5D test cost optimization[A].the 3D Systems Integration Conference[C].San Francisco:IEEE,2013.1-8.
[9] Taouil M,Hamdioui S,et al.Impact of mid-bond testing in 3D stacked ICs[A].the Defect and Fault Tolerance in VLSI and Nanotechnology Systems[C].New York:IEEE.2013.178-183.
[10] Taouil M,Hamdioui S.Stacking order impact on overall 3D die-to-wafer stacked-IC cost[A].the Design and Diagnostics of Electronic Circuits & Systems[C].Cottbus:IEEE,2011.335-340.
[11] Chang H,Liang H G,Li Y,et al.Optimized stacking order for 3D-stacked ICs considering the probability and cost of failed bonding[A].The VLSI Design,Automation and Test[C].Hsinchu:IEEE,2014.1-4.
[12] Ingelsson U,Goel S,et al.Test scheduling for modular SOCs in an abort-on-fail environment[A].the European Test Symposium[C].Tallinn:IEEE,2005.8-13.
[13] Pradhan M,Giri C,et al.Optimal stacking of SOCs in a 3D-SIC for post-bond testing[A].The 3D Systems Integration Conference[C].San Francisco:IEEE,2013.1-5.
[14] Zou Q,Xie J,Xie Y.Cost-driven 3D design optimization with metal layer reduction technique[A].The Quality Electronic Design[C].Santa Clara:IEEE,2013.294-299.
[15] Verbree J,Marinissen E.On the cost-effectiveness of matching repositories of pre-tested wafers for wafer-to-wafer 3D chip stacking[A].The European Test Symposium[C].Prague:IEEE,2010.36-41.
[16] Skowron A,Rauszer C.The Discernbility.Matrices and Functions in Information System[M].Berlin:Springer Netherlands,1992.331-362.
2017, Vol. 45 
