Abstract：Design reuse is an important means to increase the productivity of analog and mixed-siganl IC designs.A gm/Id based resizing methodology for CMOS OpAmp's is proposed in this paper.The basic idea is to preserve the gm/Id parameters of some crucial transistors in the circuit with the aim of the approximate performance preservation of the resized circuit.The method to accurately match the gm/Id parameters based on the BSIM like model between the resized and the original circuit is presented.The resizing experiments of a two-stage Miller compensated OpAmp and a folded cascode OpAmp for the process migration from a 0.35 μm CMOS technology to a 0.18 μm,0.13 μm,90nm one have been performed to validate the proposed method.The simulation results show that the method generates the resized circuits with almost the same performance but reduced power and area consumption at a lower computational cost compared with the existing approaches.
[1] Mama Hamour et al.Analog IP design flow for SoC applications[A].Proc.of IEEE International Symposium on Circuits and Systems[C].Bangkok,Thailand,2003.676-679.
[2] Liuxi Qian,et al.Automated technology migration methodology for mixed-signal circuit based on multistart optimization framework[J].IEEE Trans.VLSI Sys.,2015,23(11):2595-2605.
[3] T Levi,et al.Application of IP-based analog platforms in the design of neuromimetic integrated circuits[J].IEEE Trans.CAD of ICs,2012,31(11):1629-1641.
[4] R.Iskander,et al.Hierarchical sizing and biasing of analog firm intellectual properties[J].INTEGRATION,the VLSI journal,2013,46:172-188.
[5] Mohamed Dessouky.Analog migration:an overview[A].Proc.16th IEEE International Conference on Electronics,Circuits,and Systems[C].Yasmine Hammamet,Tunisia,2009.992-995.
[6] S.Funaba et al.A fast and accurate method of redesigning analog subcircuits for technology scaling[J].Analog Integrated Circuits and Signal Processing,2000,25(3):299-307.
[7] C Galup-Montoro,M C Schneider,R Coitinho.Resizing rules for MOS analog-design reuse[J].IEEE Design & Test,2002,19(2):50-58.
[8] A Savio et al.Automatic scaling procedures for analog design reuse[J].IEEE Trans.Circuits and Systems I:Regular Papers,2006,53(12):2539-2547.
[9] T Levi,J Tomas,N Lewis,P Fouillat.A CMOS resizing methodology for analog circuits[J].IEEE Design & Test of Computers,2009,26(1):78-87.
[10] A F B.Adnan.Second-stage tuning procedure for analogue CMOS design reuse methodology[J].Electronics Letters,2012,48(16):990-992.
[11] P G A.Jespers.The gm/Id Methodology,a Sizing Tool for Low-Voltage Analog CMOS Circuits[M].New York:Springer,2010.
[12] A Cunha,M Schneider,C Galup-Montoro.An MOS transistor odel for analog circuit design[J].IEEE J.Solid-State Circuits,1998,33(10):1510-1519.
[13] Tobias Massier,et al.The sizing rules method for CMOS and bipolar analog integrated circuit synthesis[J].IEEE Trans.CAD of ICs,2008,27(12):2209-2222.
2019, Vol. 47 
