大语言模型在电子设计自动化中的应用综述

王静; 林立宇; 李磊; 陈霖谊; 李征; 来耀; 李炎; 姚佳飞; 曾晓洋; 郭宇锋

doi:10.12263/DZXB.20250971

您当前的位置：

首页 >

文章列表页 >

大语言模型在电子设计自动化中的应用综述

面向高效人工智能的新型架构与电子系统 | 更新时间：2026-10-16

- 大语言模型在电子设计自动化中的应用综述
- A Survey on the Applications of Large Language Models in Electronic Design Automation
- 电子学报 2026年54卷第6期页码：2377-2393
- 作者机构：
  
  1.南京邮电大学集成电路科学与工程学院，江苏南京 210023
  2.复旦大学集成电路与微纳电子创新学院，上海 200433
  3.香港大学计算与数据科学学院，香港 999077
- 作者简介：
  
  王静女，1997年11月出生于陕西省榆林市。博士毕业于复旦大学集成电路与微纳创新学院。现为南京邮电大学集成电路科学与工程学院讲师。主要研究方向为模拟集成电路设计及人工智能在设计自动化中的应用。中国电子学会会员编号：E190181919M。E-mail: wangjing25@njupt.edu.cn
  林立宇男，1995年11月出生于广东省揭阳市。现为复旦大学集成电路与微纳创新学院博士后。主要研究方向为数字集成电路设计。E-mail: lylin@fudan.edu.cn
  李磊男，1998年7月出生于江西省上饶市。现为香港大学计算与数据科学学院博士研究生。主要研究方向为多模态大模型。中国电子学会会员编号：E190160089A。E-mail: lilei98@connect.hku.hk
  陈霖谊女，2001年12月出生于四川省成都市。现为南京邮电大学集成电路科学与工程学院硕士研究生。主要研究方向为模拟集成电路设计。E-mail: 1225228011@njupt.edu.cn
  李征男，2001年4月出生于山东省临沂市。现为复旦大学集成电路与微纳电子创新学院硕士研究生。主要研究方向为近似计算与AI加速器设计。E-mail: 24212020117@m.fudan.edu.cn
  来耀男，1994年9月出生于安徽省芜湖市。博士毕业于香港大学计算与数据科学学院。现为剑桥大学博士后。主要研究方向为人工智能在设计自动化中的应用。E-mail: yl2204@cam.ac.u
  李炎男，1993年8月出生于江苏省无锡市。现为复旦大学集成电路与微纳创新学院青年研究员、博士生导师。主要研究方向为高可靠（抗辐射）/高性能（低温77 K）集成电路设计与方法学研究，在该领域已经发表论文20余篇。中国电子学会会员编号：E190029996S。E-mail: liyan@fudan.edu.cn
  姚佳飞男，1988年2月出生于江苏省常熟市。现为南京邮电大学副教授、博士生导师。主要研究方向为功率器件及集成封装技术。发表学术论文100余篇，授权中国发明专利60余项。中国电子学会会员编号：E190016854S。E-mail: jfyao@njupt.edu.cn
  曾晓洋男，1972年出生于湖南省衡阳市。现为复旦大学特聘教授、科学技术研究院副院长。主要研究方向为高能效系统芯片研究与开发。在该领域已经发表论文300余篇，申请发明专利100余项。中国电子学会会员编号：E190005669F。E-mail: xyzeng@fudan.edu.cn
  郭宇锋男，1974年4月出生于河南省洛阳市。现为南京邮电大学教授、博士生导师。主要研究方向为功率器件及其集成技术、宽禁带半导体技术、射频集成电路设计和智能EDA技术。发表学术论文400余篇，授权中国发明专利120余项。中国电子学会会员编号：E190004403F。E-mail: yfguo@njup.edu.cn
- 基金信息：
  
  国家自然科学基金(U23B2042;62334003);南京市科技计划项目(202309003);南京邮电大学引进人才自然科学研究启动基金(NY225066)
- DOI：10.12263/DZXB.20250971
  中图分类号： TN402;TN391
- 收稿：2025-12-23，
  
  录用：2026-01-06，
  
  纸质出版：2026-06-25
- 稿件说明：
移动端阅览
王静, 林立宇, 李磊, 等. 大语言模型在电子设计自动化中的应用综述[J]. 电子学报, 2026, 54(06): 2377-2393.

WANG Jing, LIN Liyu, LI Lei, et al. A Survey on the Applications of Large Language Models in Electronic Design Automation[J]. Acta Electronica Sinica, 2026, 54(06): 2377-2393.
王静, 林立宇, 李磊, 等. 大语言模型在电子设计自动化中的应用综述[J]. 电子学报, 2026, 54(06): 2377-2393. DOI：10.12263/DZXB.20250971

WANG Jing, LIN Liyu, LI Lei, et al. A Survey on the Applications of Large Language Models in Electronic Design Automation[J]. Acta Electronica Sinica, 2026, 54(06): 2377-2393. DOI：10.12263/DZXB.20250971

摘要

随着集成电路设计复杂度呈指数级增长，传统电子设计自动化（Electronic Design Automation，EDA）工具面临着前所未有的挑战。近年来，大语言模型（Large Language Models，LLM）在自然语言处理领域取得的突破性进展为EDA领域带来了新的机遇。本文系统总结了LLM在EDA领域的应用研究，将其归纳为5个主要方向：寄存器传输级（Register Transfer Level，RTL）代码生成与优化、高层次综合与逻辑优化、后端实现验证与安全、模拟电路设计自动化，以及EDA工具流程自动化与辅助。本文同时总结了LLM在EDA领域所面临的挑战，包括高质量领域数据的稀缺性与多模态信息处理能力不足、EDA工具链的集成障碍等技术问题，以及知识产权风险、数据隐私保护和伦理合规性等应用层面的制约因素。未来研究方向主要集中在领域专用语料库的构建、跨模态信息融合的模型架构设计、标准化工具接口协议的制定，以及行业规范与伦理框架的建立等方面。

Abstract

As the complexity of integrated circuit design grows exponentially

traditional electronic design automation (EDA) tools face unprecedented challenges. In recent years

breakthrough advances in large language models (LLMs) in the field of natural language processing have brought new opportunities to the EDA domain. This paper systematically reviews the application of LLMs in EDA

categorizing them into five main directions: register transfer level (RTL) code generation and optimization

high-level synthesis and logic optimization

physical implementation

verification and security

analog circuit design automation

and EDA tool flow automation and assistance. This paper also analyzes the main challenges faced by LLMs in the EDA domain

including technical issues such as scarcity of high-quality domain data and insufficient multimodal processing capabilities

heterogeneous tool chain integration barriers

and verification of generated content correctness and security

as well as application constraints including intellectual property risks

data privacy protection

and ethical compliance. Future research directions mainly focus on domain-specific corpus construction

cross-modal fusion model architecture

standardized tool interface protocols

and industry standards and ethical frameworks.

关键词

Keywords

references

Pan Jingyu , Zhou Guanglei , Chang C C , et al . A survey of research in large language models for electronic design automation [J ] . ACM Transactions on Design Automation of Electronic Systems , 2025 , 30 ( 3 ): 34 . DOI: 10.1145/3715324 http://dx.doi.org/10.1145/3715324

Touvron H , Lavril T , Izacard G , et al . LLaMA: Open and efficient foundation language models [PP/OL ] . V1. arXiv ( 2023-02-27 ) [ 2025-10-15 ] . https://arXiv.org/abs/2302.13971 https://arXiv.org/abs/2302.13971 .

Kahng A B . Machine learning applications in physical design: Recent results and directions [C ] // Proceedings of the 2018 International Symposium on Physical Design . Monterey : ACM , 2018 : 68 - 73 . DOI: 10.1145/3177540.3177554 http://dx.doi.org/10.1145/3177540.3177554

Vaswani A , Shazeer N , Parmar N , et al . Attention is all you need [C ] // Proceedings of the 31st International Conference on Neural Information Processing Systems . Long Beach : Curran Associates Inc. , 2017 : 6000 - 6010 .

Zhao W X , Zhou Kun , Li Junyi , et al . A survey of large language models [PP/OL ] . V18. arXiv ( 2026-03-08 ) [ 2025-10-15 ] . https://arXiv.org/abs/2303.18223 https://arXiv.org/abs/2303.18223 .

Yao Xufeng , Wang Yiwen , Li Xing , et al . RTLRewriter: Methodologies for large models aided RTL code optimization [C ] // Proceedings of the 43rd IEEE/ACM International Conference on Computer-Aided Design . New York : ACM , 2025 : 98 . DOI: 10.1145/3676536.3676775 http://dx.doi.org/10.1145/3676536.3676775

Wang L T , Chang Y W , Cheng K T . Electronic design automation: Synthesis, verification, and test [M ] . San Francisco : Morgan Kaufmann , 2009 .

Thakur S , Ahmad B , Fan Zhenxing , et al . Benchmarking large language models for automated verilog RTL code generation [C ] // 2023 Design , Automation & Test in Europe Conference & Exhibition . Antwerp : IEEE , 2023 : 1 - 6 . DOI: 10.23919/date56975.2023.10137086 http://dx.doi.org/10.23919/date56975.2023.10137086

Lu Yao , Liu Shang , Zhang Qijun , et al . RTLLM: An open-source benchmark for design RTL generation with large language model [C ] // 2024 29th Asia and South Pacific Design Automation Conference . Incheon : IEEE , 2024 : 722 - 727 . DOI: 10.1109/asp-dac58780.2024.10473904 http://dx.doi.org/10.1109/asp-dac58780.2024.10473904

Liu Shang , Lu Yao , Fang Wenji , et al . OpenLLM-RTL: Open dataset and benchmark for LLM-aided design RTL generation: Invited paper [C ] // Proceedings of the 43rd IEEE/ACM International Conference on Computer-Aided Design . Newark : ACM , 2025 : 1 - 9 . DOI: 10.1145/3676536.3697118 http://dx.doi.org/10.1145/3676536.3697118

Thakur S , Ahmad B , Pearce H , et al . VeriGen: A large language model for verilog code generation [J ] . ACM Transactions on Design Automation of Electronic Systems , 2024 , 29 ( 3 ): 46 . DOI: 10.1145/3643681 http://dx.doi.org/10.1145/3643681

Chang Kaiyan , Wang Kun , Yang Nan , et al . Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework [C ] // Proceedings of the 61st ACM/IEEE Design Automation Conference . San Francisco : ACM , 2024 : 60 . DOI: 10.1145/3649329.3657356 http://dx.doi.org/10.1145/3649329.3657356

Nadimi B , Zheng Hao . A multi-expert large language model architecture for verilog code generation [C ] // 2024 IEEE LLM Aided Design Workshop . San Jose : IEEE , 2024 : 1 - 5 . DOI: 10.1109/lad62341.2024.10691683 http://dx.doi.org/10.1109/lad62341.2024.10691683

Fang Wenji , Liu Shang , Wang Jing , et al . CircuitFusion: Multimodal circuit representation learning for agile chip design [PP/OL ] . V1. arXiv ( 2025-05-04 ) [ 2025-10-15 ] . https://arXiv.org/abs/2505.02168 https://arXiv.org/abs/2505.02168 .

Fang Wenji , Liu Shang , Zhang Hongce , et al . A self-supervised, pre-trained, and cross-stage-aligned circuit encoder provides a foundation for various design tasks [C ] // Proceedings of the 30th Asia and South Pacific Design Automation Conference . Tokyo : ACM , 2025 : 505 - 512 . DOI: 10.1145/3658617.3697597 http://dx.doi.org/10.1145/3658617.3697597

Akyash M , Azar K , Kamali H . RTL++: Graph-enhanced LLM for RTL code generation [PP/OL ] . V1. arXiv ( 2025-05-11 ) [ 2025-10-15 ] . https://arXiv.org/abs/2505.13479 https://arXiv.org/abs/2505.13479 . DOI: 10.1109/iclad65226.2025.00020 http://dx.doi.org/10.1109/iclad65226.2025.00020

Sun Wenhao , Li Bing , Zhang G L , et al . Paradigm-based automatic HDL code generation using LLMs [C ] // 2025 26th International Symposium on Quality Electronic Design . San Francisco : IEEE , 2025 : 1 - 8 . DOI: 10.1109/ISQED65160.2025.11014391 http://dx.doi.org/10.1109/ISQED65160.2025.11014391

Akyash M , Azar K , Kamali H . DecoRTL: A run-time decoding framework for RTL code generation with LLMs [PP/OL ] . V1. arXiv ( 2025-07-03 ) [ 2025-10-15 ] . https://arXiv.org/abs/2507.02226 https://arXiv.org/abs/2507.02226 . DOI: 10.1109/iccad66269.2025.11240830 http://dx.doi.org/10.1109/iccad66269.2025.11240830

Yang Yiyao , Teng Fu , Liu Pengju , et al . HaVen: Hallucination-mitigated LLM for verilog code generation aligned with HDL engineers [C ] // 2025 Design , Automation & Test in Europe Conference . Lyon : IEEE , 2025 : 1 - 7 . DOI: 10.23919/DATE64628.2025.10993072 http://dx.doi.org/10.23919/DATE64628.2025.10993072

Zhao Yifang , Fu Weimin , Li Shijie , et al . Enhancing LLM performance on hardware design generation task via reinforcement learning [C ] // 2025 IEEE International Symposium on Circuits and Systems . London : IEEE , 2025 : 1 - 5 . DOI: 10.1109/iscas56072.2025.11043832 http://dx.doi.org/10.1109/iscas56072.2025.11043832

Tasnia K , Garcia A , Farheen T , et al . VeriOpt: PPA-aware high-quality verilog generation via multi-role LLMs [PP/OL ] . V1.arXiv ( 2025-07-20 ) [ 2025-10-15 ] . https://arXiv.org/abs/2507.14776 https://arXiv.org/abs/2507.14776 . DOI: 10.1109/iccad66269.2025.11240771 http://dx.doi.org/10.1109/iccad66269.2025.11240771

Liu Shang , Fang Wenji , Lu Yao , et al . RTLCoder: Fully open-source and efficient LLM-assisted RTL code generation technique [J ] . IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems , 2025 , 44 ( 4 ): 1448 - 1461 . DOI: 10.1109/tcad.2024.3483089 http://dx.doi.org/10.1109/tcad.2024.3483089

Xiong Chenwei , Liu Cheng , Li Huawei , et al . HLSPilot: LLM-based high-level synthesis [C ] // Proceedings of the 43rd IEEE/ACM International Conference on Computer-Aided Design . New York : ACM , 2025 : 226 . DOI: 10.1145/3676536.3676781 http://dx.doi.org/10.1145/3676536.3676781

Khan M Z S , Mashnoor N , Akyash M , et al . SAGE-HLS: Syntax-aware AST-guided LLM for high-level synthesis code generation [PP/OL ] . V1.arXiv ( 2025-08-05 ) [ 2025-10-15 ] . https://arXiv.org/abs/2508.03558 https://arXiv.org/abs/2508.03558 . DOI: 10.1109/ICCD65941.2025.00088 http://dx.doi.org/10.1109/ICCD65941.2025.00088

Yao X F , Zhao W Q , Sun Q , et al . High-level synthesis directives design optimization via large language model [J ] . ACM Transactions on Design Automation of Electronic Systems , 2025 , 30 ( 5 ): 78 . DOI: 10.1145/3747291 http://dx.doi.org/10.1145/3747291

Wang Jing , Liu Shang , Lu Yao , et al . HLSDebugger: Identification and correction of logic bugs in HLS code with LLM solutions [PP/OL ] . V1.arXiv ( 2025-07-29 ) [ 2025-10-15 ] . https://arxiv.org/abs/2507.21485 https://arxiv.org/abs/2507.21485 . DOI: 10.1109/iccad66269.2025.11240664 http://dx.doi.org/10.1109/iccad66269.2025.11240664

Huang Shan , Li Jinhao , Yu Zhen , et al . LLSM: LLM-enhanced logic synthesis model with EDA-guided CoT prompting, hybrid embedding and AIG-tailored acceleration [C ] // Proceedings of the 30th Asia and South Pacific Design Automation Conference . Tokyo : ACM , 2025 : 974 - 980 . DOI: 10.1145/3658617.3697618 http://dx.doi.org/10.1145/3658617.3697618

Liang Rongjian , Ho C T , Agnesina A , et al . ReLS: Retrieval is efficient knowledge transfer for logic synthesis [C ] // 2024 ACM/IEEE 6th Symposium on Machine Learning for CAD . Salt Lake City : IEEE , 2024 : 1 - 7 . DOI: 10.1109/mlcad62225.2024.10740254 http://dx.doi.org/10.1109/mlcad62225.2024.10740254

Wu Haoyuan , Zheng Haisheng , Pu Yuan , et al . Circuit representation learning with masked gate modeling and verilog-AIG alignment [PP/OL ] . V1. arXiv ( 2025-02-18 ) [ 2025-10-15 ] . https://arXiv.org/abs/2502.12732 https://arXiv.org/abs/2502.12732 .

Fang Wenji , Li Wenkai , Liu Shang , et al . NetTAG: A multimodal RTL-and-layout-aligned netlist foundation model via text-attributed graph [PP/OL ] . V1. arXiv ( 2025-04-12 ) [ 2025-10-15 ] . https://arXiv.org/abs/2504.09260 https://arXiv.org/abs/2504.09260 . DOI: 10.1109/dac63849.2025.11133349 http://dx.doi.org/10.1109/dac63849.2025.11133349

Tasnia K , Rahman S . OPL4GPT: An application space exploration of optimal programming language for hardware design by LLM [C ] // Proceedings of the 30th Asia and South Pacific Design Automation Conference . Tokyo : ACM , 2025 : 981 - 987 . DOI: 10.1145/3658617.3697621 http://dx.doi.org/10.1145/3658617.3697621

Lu Yichen , Kunal K , Pradipta G , et al . LEGO-size: LLM-enhanced GPU-optimized signoff-accurate differentiable VLSI gate sizing in advanced nodes [C ] // Proceedings of the 2025 International Symposium on Physical Design . Austin : ACM , 2025 : 152 - 162 . DOI: 10.1145/3698364.3705351 http://dx.doi.org/10.1145/3698364.3705351

Ho C T , Ren Haoxing . Large language model (LLM) for standard cell layout design optimization [C ] // 2024 IEEE LLM Aided Design Workshop . San Jose : IEEE , 2024 : 1 - 6 . DOI: 10.1109/lad62341.2024.10691722 http://dx.doi.org/10.1109/lad62341.2024.10691722

Yan Zhiyuan , Fang Wenji , Li Mengming , et al . AssertLLM: Generating hardware verification assertions from design specifications via multi-LLMs [C ] // Proceedings of the 30th Asia and South Pacific Design Automation Conference . Tokyo : ACM , 2025 : 614 - 621 . DOI: 10.1145/3658617.3697756 http://dx.doi.org/10.1145/3658617.3697756

Kande R , Pearce H , Tan B , et al . (Security) assertions by large language models [J ] . IEEE Transactions on Information Forensics and Security , 2024 , 19 : 4374 - 4389 . DOI: 10.1109/tifs.2024.3372809 http://dx.doi.org/10.1109/tifs.2024.3372809

Ahmad B , Thakur S , Tan B , et al . On hardware security bug code fixes by prompting large language models [J ] . IEEE Transactions on Information Forensics and Security , 2024 , 19 : 4043 - 4057 . DOI: 10.1109/TIFS.2024.3374558 http://dx.doi.org/10.1109/TIFS.2024.3374558

Akyash M , Kamali H M . Self-HWDebug: Automation of LLM self-instructing for hardware security verification [C ] // 2024 IEEE Computer Society Annual Symposium on VLSI . Knoxville : IEEE , 2024 : 391 - 396 . DOI: 10.1109/isvlsi61997.2024.00077 http://dx.doi.org/10.1109/isvlsi61997.2024.00077

Fu Weimin , Yang Kaichen , Dutta R G , et al . LLM4SecHW: Leveraging domain-specific large language model for hardware debugging [C ] // 2023 Asian Hardware Oriented Security and Trust Symposium . Tianjin : IEEE , 2024 : 1 - 6 . DOI: 10.1109/asianhost59942.2023.10409307 http://dx.doi.org/10.1109/asianhost59942.2023.10409307

Mashnoor N , Akyash M , Kamali H , et al . LLM-IFT: LLM-powered information flow tracking for secure hardware [C ] // 2025 IEEE 43rd VLSI test symposium . Tempe : IEEE , 2025 : 1 - 5 . DOI: 10.1109/vts65138.2025.11022949 http://dx.doi.org/10.1109/vts65138.2025.11022949

Jiang Yuqi , Jin Qian , Lu Xudong , et al . FabGPT: An efficient large multimodal model for complex wafer defect knowledge queries [PP/OL ] . V1. arXiv ( 2024-07-15 ) [ 2025-10-15 ] . https://arXiv.org/abs/2407.10810 https://arXiv.org/abs/2407.10810 . DOI: 10.1145/3676536.3676750 http://dx.doi.org/10.1145/3676536.3676750

Tao Zhuofu , Shi Yichen , Huo Yiru , et al . AMSNet: Netlist dataset for AMS circuits [C ] // 2024 IEEE LLM Aided Design Workshop . San Jose : IEEE , 2024 : 1 - 5 . DOI: 10.1109/lad62341.2024.10691781 http://dx.doi.org/10.1109/lad62341.2024.10691781

Chen Zihao , Zhuang Ji , Shen Jinyi , et al . AnalogSeeker: An open-source foundation language model for analog circuit design [PP/OL ] . V2. arXiv ( 2025-11-05 ) [ 2025-10-15 ] . https://arXiv.org/abs/2508.10409 https://arXiv.org/abs/2508.10409 .

Skelic L , Xu Yan , Cox M , et al . CIRCUIT: A benchmark for circuit interpretation and reasoning capabilities of LLMs [PP/OL ] . V1. arXiv ( 2025-02-11 ) [ 2025-10-15 ] . https://arXiv.org/abs/2502.07980 https://arXiv.org/abs/2502.07980 .

Shi Yichen , Zhang Ze , Wang Hongyang , et al . AMSbench: A comprehensive benchmark for evaluating MLLM capabilities in AMS circuits [PP/OL ] . V2. arXiv ( 2025-10-13 ) [ 2025-10-15 ] . https://arXiv.org/abs/2505.24138 https://arXiv.org/abs/2505.24138 .

Chen Zihao , Huang Jiangli , Liu Yiting , et al . Artisan: Automated operational amplifier design via domain-specific large language model [C ] // Proceedings of the 61st ACM/IEEE Design Automation Conference . San Francisco : ACM , 2024 : 39 . DOI: 10.1145/3649329.3655903 http://dx.doi.org/10.1145/3649329.3655903

Vijayaraghavan P , Shi Luyao , Degan E , et al . AUTOCIRCUIT-RL: Reinforcement learning-driven LLM for automated circuit topology generation [PP/OL ] . V1. arXiv ( 2025-06-03 ) [ 2025-10-15 ] . https://arXiv.org/abs/2506.03122 https://arXiv.org/abs/2506.03122 . DOI: 10.1109/lad62341.2024.10691716 http://dx.doi.org/10.1109/lad62341.2024.10691716

Chang C C , Lin W H , Shen Yikang , et al . LaMAGIC2: Advanced circuit formulations for language model-based analog topology generation [PP/OL ] . V2. arXiv ( 2025-07-26 ) [ 2025-10-15 ] . https://arXiv.org/abs/2506.10235 https://arXiv.org/abs/2506.10235 . DOI: 10.1145/3799428 http://dx.doi.org/10.1145/3799428

Zhang Haoyi , Sun Shizhao , Lin Yibo , et al . AnalogXpert: Automating analog topology synthesis by incorporating circuit design expertise into large language models [C ] // 2025 International Symposium of Electronics Design Automation . Hong Kong, China : IEEE , 2025 : 772 - 777 . DOI: 10.1109/iseda65950.2025.11100627 http://dx.doi.org/10.1109/iseda65950.2025.11100627

Liu Chang , Olowe E A , Chitnis D . LLM-based AI agent for sizing of analog and mixed signal circuit [C ] // 2025 23rd IEEE Interregional NEWCAS Conference . Paris : IEEE , 2025 : 90 - 94 . DOI: 10.1109/NewCAS64648.2025.11107079 http://dx.doi.org/10.1109/NewCAS64648.2025.11107079

Gao Jian , Cao Weidong , Yang Junyi , et al . AnalogGenie: A generative engine for automatic discovery of analog circuit topologies [PP/OL ] . V1. arXiv ( 2025-02-28 ) [ 2025-10-15 ] . https://arXiv.org/abs/2503.00205 https://arXiv.org/abs/2503.00205 .

Gao Jian , Cao Weidong , Zhang Xuan . AnalogGenie-Lite: Enhancing scalability and precision in circuit topology discovery through lightweight graph modeling [C ] // Proceedings of the 42nd International Conference on Machine Learning . Vancouver , 2025 : 18277 - 18289 .

Bhandari J , Bhat V , He Yuheng , et al . Masala-CHAI: A large-scale SPICE netlist dataset for analog circuits by harnessing AI [PP/OL ] . V5. arXiv ( 2025-03-23 ) [ 2025-10-15 ] . https://arXiv.org/abs/2411.14299 https://arXiv.org/abs/2411.14299 .

Lai Yao , Lee S , Chen Guojin , et al . AnalogCoder: Analog circuit design via training-free code generation [C ] // Proceedings of the 39th AAAI Conference on Artificial Intelligence . Philadelphia : AAAI , 2025 : 379 - 387 . DOI: 10.1609/aaai.v39i1.32016 http://dx.doi.org/10.1609/aaai.v39i1.32016

Lai Yao , Poddar S , Lee S , et al . AnalogCoder-pro: Unifying analog circuit generation and optimization via multi-modal LLMs [PP/OL ] . V2. arXiv ( 2025-08-31 ) [ 2025-10-15 ] . https://arXiv.org/abs/2508.02518 https://arXiv.org/abs/2508.02518 . DOI: 10.1109/tcad.2026.3673493 http://dx.doi.org/10.1109/tcad.2026.3673493

Liu Bingyang , Zhang Haoyi , Gao Xiaohan , et al . LayoutCopilot: An LLM-powered multiagent collaborative framework for interactive analog layout design [J ] . IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems , 2025 , 44 ( 8 ): 3126 - 3139 . DOI: 10.1109/TCAD.2025.3529805 http://dx.doi.org/10.1109/TCAD.2025.3529805

Poddar S , Oh Y , Lai Yao , et al . INSIGHT: Universal neural simulator for analog circuits harnessing autoregressive transformers [PP/OL ] . V3.arXiv ( 2024-08-06 ) [ 2025-10-15 ] . https://arXiv.org/abs/2407.07346 https://arXiv.org/abs/2407.07346 . DOI: 10.1109/dac63849.2025.11133292 http://dx.doi.org/10.1109/dac63849.2025.11133292

Gao Xiaohan , Zhang Haoyi , Ye Siyuan , et al . Post-layout simulation driven analog circuit sizing [J ] . Science China Information Sciences , 2024 , 67 ( 4 ): 142401 . DOI: 10.1007/s11432-022-3878-5 http://dx.doi.org/10.1007/s11432-022-3878-5

Chen Hao , Liu Mingjie , Xu Biying , et al . MAGICAL: An open-source fully automated analog IC layout system from netlist to GDSII [J ] . IEEE Design & Test , 2021 , 38 ( 2 ): 19 - 26 . DOI: 10.1109/mdat.2020.3024153 http://dx.doi.org/10.1109/mdat.2020.3024153

Dhar T , Kunal K , Li Yaguang , et al . The ALIGN open-source analog layout generator: V1.0 and beyond [C ] // Proceedings of the 39th International Conference on Computer-Aided Design . Virtual Event : ACM , 2020 : 54 . DOI: 10.1145/3400302.3415784 http://dx.doi.org/10.1145/3400302.3415784

Xiao Zhe , He Xu , Wu Haoying , et al . EDA-copilot: A RAG-powered intelligent assistant for EDA tools [J ] . ACM Transactions on Design Automation of Electronic Systems , 2025 , 30 ( 6 ): 99 . DOI: 10.1145/3715326 http://dx.doi.org/10.1145/3715326

Pu Yuan , He Zhuolun , Jiang Yuqi , et al . Customized retrieval augmented generation and benchmarking for EDA tool documentation QA [J ] . IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems , 2025 , 44 ( 12 ): 4615 - 4628 . DOI: 10.1109/tcad.2025.3568776 http://dx.doi.org/10.1109/tcad.2025.3568776

Abbineni P , Aldowaish S , Liechty C , et al . MuaLLM: A multimodal large language model agent for circuit design assistance with hybrid contextual retrieval-augmented generation [PP/OL ] . V1. arXiv ( 2025-08-11 ) [ 2025-10-15 ] . https://arXiv.org/abs/2508.08137 https://arXiv.org/abs/2508.08137 . DOI: 10.1109/asp-dac66049.2026.11420505 http://dx.doi.org/10.1109/asp-dac66049.2026.11420505

He Zhuolun , Wu Haoyuan , Zhang Xinyun , et al . ChatEDA: A large language model powered autonomous agent for EDA [C ] // 2023 ACM/IEEE 5th Workshop on Machine Learning for CAD . Snowbird : IEEE , 2023 : 1 - 6 . DOI: 10.1109/mlcad58807.2023.10299852 http://dx.doi.org/10.1109/mlcad58807.2023.10299852

Wu Haoyuan , Zheng Haisheng , He Zhuolun , et al . Divergent thoughts toward one goal: LLM-based multi-agent collaboration system for electronic design automation [PP/OL ] . V1. arXiv ( 2025-02-15 ) [ 2025-10-15 ] . https://arXiv.org/abs/2502.10857 https://arXiv.org/abs/2502.10857 . DOI: 10.18653/v1/2025.naacl-long.83 http://dx.doi.org/10.18653/v1/2025.naacl-long.83

Pan Jingyu , Jacobson I , Zhao Zheng , et al . CROP: Circuit retrieval and optimization with parameter guidance using LLMs [PP/OL ] . V2. arXiv ( 2025-08-22 ) [ 2025-10-15 ] . https://arXiv.org/abs/2507.02128 https://arXiv.org/abs/2507.02128 . DOI: 10.1109/iccad66269.2025.11240643 http://dx.doi.org/10.1109/iccad66269.2025.11240643

Chen Guojin , Yang Haoyu , Yu Bei , et al . Intelligent OPC engineer assistant for semiconductor manufacturing [C ] // Proceedings of the 39th AAAI Conference on Artificial Intelligence . Philadelphia : AAAI , 2025 : 23144 - 23151 . DOI: 10.1609/aaai.v39i22.34479 http://dx.doi.org/10.1609/aaai.v39i22.34479

Li Junyan , Wong S Z , Wan G W , et al . EDA-debugger: An LLM-based framework for automated EDA runtime issue resolution [C ] // 2025 26th International Symposium on Quality Electronic Design . San Francisco : IEEE , 2025 : 1 - 7 . DOI: 10.1109/isqed65160.2025.11014463 http://dx.doi.org/10.1109/isqed65160.2025.11014463

Zhao Chenchen , Shi Zhengyuan , Wen Xiangyu , et al . MMCircuitEval: A comprehensive multimodal circuit-focused benchmark for evaluating LLMs [PP/OL ] . V1. arXiv ( 2025-07-20 ) [ 2025-10-15 ] . https://arXiv.org/abs/2507.19525 https://arXiv.org/abs/2507.19525 . DOI: 10.1109/iccad66269.2025.11240653 http://dx.doi.org/10.1109/iccad66269.2025.11240653

Shi Zhengyuan , Li Zeju , Ma Chengyu , et al . ForgeEDA: A comprehensive multimodal dataset for advancing EDA [PP/OL ] . V1. arXiv ( 2025-05-04 ) [ 2025-10-15 ] . https://arXiv.org/abs/2505.02016 https://arXiv.org/abs/2505.02016 . DOI: 10.1109/iseda65950.2025.11101194 http://dx.doi.org/10.1109/iseda65950.2025.11101194

Liu Shang , Fang Wenji , Lu Yao , et al . Towards big data in AI for EDA research: Generation of new pseudo circuits at RTL stage [C ] // Proceedings of the 30th Asia and South Pacific Design Automation Conference . Tokyo : ACM , 2025 : 527 - 533 . DOI: 10.1145/3658617.3697613 http://dx.doi.org/10.1145/3658617.3697613

Fang W J , Lu Y , Liu S , et al . Transferable presynthesis PPA estimation for RTL designs with data augmentation techniques [J ] . IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems , 2025 , 44 ( 1 ): 200 - 213 . DOI: 10.1109/tcad.2024.3420904 http://dx.doi.org/10.1109/tcad.2024.3420904

浏览量

193

下载量

CSCD

文章被引用时，请邮件提醒。

提交

工具集

关联资源

MASTER：基于知识注入与意图强化的大语言模型漏洞验证代码生成框架

一种融合双粒度知识库的仿生设计方案智能生成方法

基于慢波微同轴的紧凑型开关线式真时延单元

端网协同传输技术演进与思考

基于非均匀随机相位映射的抗截获通信波形研究