并行计算的全通数字滤波器结构

doi:10.3969/j.issn.0372-2112.2015.10.023

电子学报 ›› 2015, Vol. 43 ›› Issue (10): 2034-2039.DOI: 10.3969/j.issn.0372-2112.2015.10.023

并行计算的全通数字滤波器结构

徐红¹, 黄朝耿², 宋洪波², 周志光², 李刚¹

1. 浙江工业大学信息工程学院, 浙江杭州 310023;
2. 浙江财经大学信息学院, 浙江杭州 310018

收稿日期:2014-03-06 修回日期:2014-09-02 出版日期:2015-10-25
- 通讯作者:
- 黄朝耿
- 作者简介:
- 徐红女,1978年10月出生于黑龙江大庆.讲师.2004年在浙江大学获得工学硕士学位,目前在浙江工业大学信息工程学院从事教学科研工作,博士在读.主要研究方向为数字滤波器设计与实现.E-mail:xhongzxd@zjut.edu.cn
- 基金资助:
- 国家自然科学基金 (No.61273195,No.61202197); 浙江省自然科学基金 (No.LQ14F030008,No.LQ13F030005); 浙江省公益技术研究工业项目 (No.2014C31057)

Parallel Computing for Allpass Digital Filter Structures

XU Hong¹, HUANG Chao-geng², SONG Hong-bo², ZHOU Zhi-guang², LI Gang¹

1. College of Information Engineering, Zhejiang University of Technology, Hangzhou, Zhejiang 310023, China;
2. School of Information, Zhejiang University of Finance & Economics, Hangzhou, Zhejiang 310018, China

Received:2014-03-06 Revised:2014-09-02 Online:2015-10-25 Published:2015-10-25
- Supported by:
- National Natural Science Foundation of China (No.61273195, No.61202197); National Natural Science Foundation of Zhejiang Province, China (No.LQ14F030008, No.LQ13F030005); Non-profit Technology Research Project of Zhejiang Province (No.2014C31057)

摘要/Abstract

摘要：

本文提出了两类并行计算的全通数字滤波器结构,并通过状态空间分析方法论述了并行处理的原理.通过舍入噪声分析,给出了噪声增益的表达式,对于一个N阶全通滤波器,其舍入噪声增益为4N.数值算例验证了所提结构的性能,同时,由于其具备并行处理的能力,更加适合高吞吐量的系统实现.

关键词: 数字滤波器, 并行计算, 滤波器结构, 舍入噪声增益, 有限字长

Abstract:

Two classes of parallel computing digital filter structures for allpass systems are proposed.Based on the state-space approach, the principle of parallel processing is derived.The expression of roundoff noise gain for the proposed structures is obtained.For an Nth order allpass digital filter, it yields a roundoff noise gain of 4N if it is realized using anyone of our proposed structures.A numerical example is presented to verify the performance and implementation complexity of the proposed structures.Compared with several traditional filter structures, it is much more efficient and high-throughput for real-time implementation due to the parallel processing.

Key words: digital filters, parallel computing, filter structure, roundoff noise gain, finite word length

中图分类号:

TN713

徐红, 黄朝耿, 宋洪波, 等. 并行计算的全通数字滤波器结构[J]. 电子学报, 2015, 43(10): 2034-2039.

XU Hong, HUANG Chao-geng, SONG Hong-bo, et al. Parallel Computing for Allpass Digital Filter Structures[J]. Acta Electronica Sinica, 2015, 43(10): 2034-2039.

参考文献

[1] Roberts R A,Mullis C T.Digital Signal Processing,Reading[M].MA:Addison Wesley,1987.
[2] Gevers M,Li G.Parametrizations in Control,Estimation and Filtering Problems:Accuracy Aspects[M].London:Springer Verlag London,Communication and Control Engineering Series,1993.
[3] Wong N,Ng T S.A generalized direct-form delta operator-based IIR filter with minimum noise gain and sensitivity[J].IEEE Transactions on Circuits and Systems-II,2001,48(4):425-431.
[4] 尚勇,吴顺君.一种新的FIR滤波器脉动实现结构[J].电子学报,2000,28(1):57-59. Shang Y,Wu S J.A novel structure of systolic implementation for FIR filter[J].Acta Electronica Sinica,2000,28(1):57-59.(in Chinese)
[5] 唐长文,张洁,闵昊.一种新型的高速FIR滤波器及其VLSI实现[J].电子学报,2002,30(2):153-155. Tang Z W,Zhang J,Min H.A new high-speed FIR filter structure and VLSI implementation[J].Acta Electronica Sinica,2002,30(2):153-155.(in Chinese)
[6] 徐红,李刚,黄朝耿,叶丰.一种设计IIR数字滤波器的参数化方法[J].电子学报,2012,40(4):847-851. Xu H,Li G,Huang C G,Ye F.A parametric approach to IIR digital filter design[J].Acta Electronica Sinica,2012,40(4):847-851.(in Chinese)
[7] Mullis C T,Roberts R A.Synthesis of minimum roundoff noise fixed-point digital filters[J].IEEE Transactions on Circuits and Systems,1976,23(9):551-562.
[8] Hwang S Y.Minimum uncorrelated unit noise in state-space digital filtering[J].IEEE Transactions on Acoust,Speech,Signal Processing,1977,25(4):273-281.
[9] Gray Jr A H,Markrl J D.Digital lattice and ladder filter synthesis[J].IEEE Transactions on Audio Electroacoust,1973,21(6):491-500.
[10] Markrl J D,Gray Jr A H.Fixed-point implementation algorithms for a class of orthogonal polynomial filter structures[J].IEEE Transactions on Acoust,Speech,Signal Processing,1975,23(5):486-494.
[11] 张世平,赵永平,张绍卿,李德胜.一种改进的自适应格型陷波算法及其收敛性分析[J].电子学报,2004,32(2):338-341. Zhang S P,Zhao Y P,Zhang S Q,Li D S.A modified adaptive algorithm of lattice notch filter and its convergence analysis[J].Acta Electronica Sinica,2004,32(2):338-341.(in Chinese)
[12] Lim Y C.On the synthesis of IIR digital filters derived from single channel AR lattice network[J].IEEE Transactions on Acoust,Speech,Signal Processing,1984,32(4):741-749.
[13] Li G,Lim Y C,Huang C G.Very robust low complexity lattice filters[J].IEEE Transactions on Signal Processing,2010,58(12):6093-6104.
[14] Huang C G,Li G,Xu Z X,Yu A H,Chang L P.Design of optimal digital lattice filter structures based on genetic algorithm[J].Signal Processing(Elsevier),2012,92(4):989-998.
[15] 于爱华,黄朝耿,李刚,徐红,常丽萍.一种新型低复杂度的IIR格型滤波器[J].电子学报,2013,41(9):1703-1709. Yu A H,Huang C G,Li G,Xu H,Chang L P.A new class of low complexity IIR lattice filters[J].Acta Electronica Sinica,2013,41(9):1703-1709.(in Chinese)
[16] Vaidyanathan P P,Mitra S K,Neuvo Y.A new approach to the realization of low-sensitivity IIR digital filters[J].IEEE Transactions on Acoust,Speech,Signal Processing,1986,34(2):350-361.
[17] Lei S M,Yao K.A class of systolizable IIR digital filters and its design for proper scaling and minimum output roundoff noise[J].IEEE Transactions on Circuits and Systems,1990,37(10):1217-1230.
[18] Chung J G,Parhi K K.Scaled normalized lattice digital filter structures[J].IEEE Transactions on Circuits and Systems-II,1995,42(4):278-282.
[19] Lim Y C.Parallel and pipelined implementations of injected numerator lattice digital filters[J].IEEE Transactions on Circuits and Systems-II,1995,42(7):480-486.
[20] Kimura H,Osada T.Canonical pipelining of lattice filters[J].IEEE Transactions on Acoust,Speech,Signal Processing,1987,35(6):878-887.
[21] Hong T,Huang C G,Li G,Lim Y C.A Hessenberg-based input balanced realization for all-pass systems[A].Proc of the 9th International Conference on Information,Communications and Signal Processing(ICICS)[C].Tainan:IEEE,2013.1-5.
[22] Li G,Hua J Y,Bi G.An efficient and robust orthogonal structure for linear discrete-time systems[J].Journal of Circuits syst Signal Process,2010,29:727-743.

并行计算的全通数字滤波器结构

Parallel Computing for Allpass Digital Filter Structures

PDF

可视化

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 15

编辑推荐

Metrics

[1]	袁海英, 曾智勇, 成君鹏. 面向灵活并行度的稀疏卷积神经网络加速器[J]. 电子学报, 2022, 50(8): 1811-1818.
[2]	田春生, 陈雷, 王源, 王硕, 周婧, 张瑶伟, 庞永江, 周冲, 马筱婧, 杜忠, 薛钰. 面向FPGA的布局与布线技术研究综述[J]. 电子学报, 2022, 50(5): 1243-1254.
[3]	王卫杰, 胡少亮, 郑宇腾, 赵振国, 周海京. 并行预处理有限元方法及其在系统级封装结构电磁模拟中的应用[J]. 电子学报, 2021, 49(1): 58-63.
[4]	赖春露, 王路. 近似线性相位全通数字滤波器的迭代重加权Minimax设计[J]. 电子学报, 2020, 48(4): 743-750.
[5]	佟星元, 贺璐璐, 杜慧敏, 董嗣万. 针对级联型IIR滤波器群延时的均衡优化技术[J]. 电子学报, 2019, 47(8): 1717-1723.
[6]	刘公绪, 史凌峰, 辛东金. 基于FPGA的零误差大数阶乘算法的设计与实现[J]. 电子学报, 2019, 47(5): 1180-1184.
[7]	王卫杰, 陈晓洁, 周海京. 基于区域分解的大规模并行有限元快速算法[J]. 电子学报, 2019, 47(3): 741-747.
[8]	杨林峰, 胡桂莉, 张晨, 张振荣. 基于CPU-GPU协同并行内点算法求解结构化非线性规划[J]. 电子学报, 2019, 47(2): 382-389.
[9]	曲志坚, 陈宇航, 李盘靖, 刘晓红, 李彩虹. 基于多算子协同进化的自适应并行量子遗传算法[J]. 电子学报, 2019, 47(2): 266-273.
[10]	冯晓, 戴紫彬, 蔡路亭, 李伟. 基于Amdahl定律扩展的多核处理器性能模型研究[J]. 电子学报, 2017, 45(6): 1424-1430.
[11]	卞琛, 于炯, 英昌甜, 修位蓉. 并行计算框架Spark的自适应缓存管理策略[J]. 电子学报, 2017, 45(2): 278-284.
[12]	潘卫国, 何宁, 薛健, 吕科, 翟锐, 代双凤. 海量超声数据体可视化研究[J]. 电子学报, 2016, 44(2): 472-478.
[13]	周旭, 周炎涛, 李肯立, 欧阳艾嘉, 潘果. 基于Tile自组装模型的最大匹配问题算法研究[J]. 电子学报, 2015, 43(2): 262-268.
[14]	王勇献, 张理论, 车永刚, 徐传福, 刘巍, 程兴华. 结构网格CFD应用程序在天河超级计算机上的高效并行与优化[J]. 电子学报, 2015, 43(1): 36-44.
[15]	于爱华, 黄朝耿, 李刚, 徐红, 常丽萍. 一种新型低复杂度的IIR格型滤波器[J]. 电子学报, 2013, 41(9): 1703-1709.