A Memory Reduced Turbo Code Decoding Architecture for LTE-Advanced Standard Based on Reverse Recalculation

doi:10.3969/j.issn.0372-2112.2017.07.006

ZHAN Ming, WEN Hong, WU Jun

ACTA ELECTRONICA SINICA ›› 2017, Vol. 45 ›› Issue (7) : 1584-1592.

PDF(2489 KB)

ACTA ELECTRONICA SINICA ›› 2017, Vol. 45 ›› Issue (7) : 1584-1592. DOI: 10.3969/j.issn.0372-2112.2017.07.006

A Memory Reduced Turbo Code Decoding Architecture for LTE-Advanced Standard Based on Reverse Recalculation

{{article.zuoZhe_EN}}

Author information +

History +

HeighLight

Abstract

Key words

QR code of this article

Cite this article

EndNote

Ris (Procite)

Bibtex

Download Citations

{{article.zuoZheEn_L}}. {{article.title_en}}[J]. {{journal.qiKanMingCheng_EN}}, 2017, 45(7): 1584-1592. https://doi.org/10.3969/j.issn.0372-2112.2017.07.006

References

Publishing order | Descend order by publishing year | Descend order by cited within

References

Funding

RIGHTS & PERMISSIONS

PDF(2489 KB)

Accesses

Citation

Detail

Sections

Recommended

Received	Revised	Published
2015-10-06	2016-09-15	2017-07-25
Issue Date
2017-07-25

Please choose a citation manager

Content to export