Background Calibration Technology for High Speed Time-Interleaved ADC Based on FPGA

BAI Wen-shuai, WU Jin, WU Dan-yu, ZHOU Lei, WU Meng-long

Acta Electronica Sinica ›› 2018, Vol. 46 ›› Issue (8) : 2020-2025.

PDF(1126 KB)
CIE Homepage  |  Join CIE  |  Login CIE  |  中文 
PDF(1126 KB)
Acta Electronica Sinica ›› 2018, Vol. 46 ›› Issue (8) : 2020-2025. DOI: 10.3969/j.issn.0372-2112.2018.08.030

Background Calibration Technology for High Speed Time-Interleaved ADC Based on FPGA

    {{javascript:window.custom_author_en_index=0;}}
  • {{article.zuoZhe_EN}}
Author information +

HeighLight

{{article.keyPoints_en}}

Abstract

{{article.zhaiyao_en}}

Key words

QR code of this article

Cite this article

Download Citations
{{article.zuoZheEn_L}}. {{article.title_en}}[J]. {{journal.qiKanMingCheng_EN}}, 2018, 46(8): 2020-2025 https://doi.org/10.3969/j.issn.0372-2112.2018.08.030

References

References

{{article.reference}}

Funding

RIGHTS & PERMISSIONS

{{article.copyrightStatement_en}}
{{article.copyrightLicense_en}}
PDF(1126 KB)

Accesses

Citation

Detail

Sections
Recommended

/