Numerical Simulation of Time Delay and Cross-talk Noise for the Interconnect in VLSI Circuits

RUAN Gang;XIAO Xia;SONG Ren-ru;Reinhard Streiter;Thomas Otto;Thomas Gessner

PDF(146 KB)

Acta Electronica Sinica ›› 2000, Vol. 28 ›› Issue (5) : 142-144.

论文

Numerical Simulation of Time Delay and Cross-talk Noise for the Interconnect in VLSI Circuits

Author information +

History +

Download Citations

{{article.zuoZheEn_L}}. {{article.title_en}}[J]. {{journal.qiKanMingCheng_EN}}, 2000, 28(5): 142-144

PDF(146 KB)

Accesses

Citation

Detail

Sections

Recommended