New Block-Matching Motion Estimation Algorithm Using Dual-Bit-Resolution Image and Its Low-Power VLSI Architecture

ZHANG Wu-jian;QIU Xiao-hai;ZHOU Run-de;CHEN Hong-yi;Kondo Toshio;Nakashima Takayoshi;Ishitani Tsunehachi

ACTA ELECTRONICA SINICA ›› 2001, Vol. 29 ›› Issue (6) : 860-864.

PDF(211 KB)
CIE Homepage  |  Join CIE  |  Login CIE  |  中文 
PDF(211 KB)
ACTA ELECTRONICA SINICA ›› 2001, Vol. 29 ›› Issue (6) : 860-864.
论文

New Block-Matching Motion Estimation Algorithm Using Dual-Bit-Resolution Image and Its Low-Power VLSI Architecture

    {{javascript:window.custom_author_en_index=0;}}
  • {{article.zuoZhe_EN}}
Author information +

HeighLight

{{article.keyPoints_en}}

Abstract

{{article.zhaiyao_en}}

Key words

QR code of this article

Cite this article

EndNote

Ris (Procite)

Bibtex

Download Citations
{{article.zuoZheEn_L}}. {{article.title_en}}[J]. {{journal.qiKanMingCheng_EN}}, 2001, 29(6): 860-864.

References

Publishing order | Descend order by publishing year | Descend order by cited within

References

{{article.reference}}

Funding

RIGHTS & PERMISSIONS

{{article.copyrightStatement_en}}
{{article.copyrightLicense_en}}
PDF(211 KB)

Accesses

Citation

Detail
Sections
Recommended
Copyright © ACTA ELECTRONICA SINICA, All Rights Reserved.
E-mail：new@ejournal.org.cn
Powered by Beijing Magtech Co. Ltd,.
Copyright © ACTA ELECTRONICA SINICA, All Rights Reserved.

/

〈 〉