Timing-Driven Placement Algorithm for Very Large Integrated Circuits

Timing-Driven Placement Algorithm for Very Large Integrated Circuits

WU Wei-min;HONG Xian-long;Cai Yi-ci;GU Jun

ACTA ELECTRONICA SINICA ›› 2001, Vol. 29 ›› Issue (8) : 1018-1022.

PDF(201 KB)

PDF(201 KB)

ACTA ELECTRONICA SINICA ›› 2001, Vol. 29 ›› Issue (8) : 1018-1022.

论文

Timing-Driven Placement Algorithm for Very Large Integrated Circuits

{{article.zuoZhe_EN}}

Author information +

History +

HeighLight

{{article.keyPoints_en}}

Abstract

{{article.zhaiyao_en}}

Key words

QR code of this article

Cite this article

Download Citations

{{article.zuoZheEn_L}}. {{article.title_en}}[J]. {{journal.qiKanMingCheng_EN}}, 2001, 29(8): 1018-1022.

References

Publishing order | Descend order by publishing year | Descend order by cited within

References

{{article.reference}}

Funding

RIGHTS & PERMISSIONS

{{article.copyrightStatement_en}}

{{article.copyrightLicense_en}}

PDF(201 KB)

Accesses

Citation

Detail

Sections

Recommended

/

〈

〉