Parallel Array VLSI Architecture Design of 2-D DWT for JPEG2000

Parallel Array VLSI Architecture Design of 2-D DWT for JPEG2000

LAN Xu-guang;ZHENG Nan-ning;MEI Kui-zhi;LIU Yue-hu

ACTA ELECTRONICA SINICA ›› 2004, Vol. 32 ›› Issue (11) : 1806-1809.

PDF(280 KB)

PDF(280 KB)

ACTA ELECTRONICA SINICA ›› 2004, Vol. 32 ›› Issue (11) : 1806-1809.

论文

Parallel Array VLSI Architecture Design of 2-D DWT for JPEG2000

{{article.zuoZhe_EN}}

Author information +

History +

HeighLight

{{article.keyPoints_en}}

Abstract

{{article.zhaiyao_en}}

Key words

QR code of this article

Cite this article

Download Citations

{{article.zuoZheEn_L}}. {{article.title_en}}[J]. {{journal.qiKanMingCheng_EN}}, 2004, 32(11): 1806-1809.

References

Publishing order | Descend order by publishing year | Descend order by cited within

References

{{article.reference}}

Funding

RIGHTS & PERMISSIONS

{{article.copyrightStatement_en}}

{{article.copyrightLicense_en}}

PDF(280 KB)

Accesses

Citation

Detail

Sections

Recommended

/

〈

〉