An Efficient Method to Analyze Signal Integrity in High-Speed Clock Circuit WEI Jing-he1,CHEN Jun-ning1,KE Dao-ming1,WU Jian-hui2,LU Sheng-li 2

ACTA ELECTRONICA SINICA ›› 2004, Vol. 32 ›› Issue (2) : 335-337.

PDF(263 KB)
CIE Homepage  |  Join CIE  |  Login CIE  |  中文 
PDF(263 KB)
ACTA ELECTRONICA SINICA ›› 2004, Vol. 32 ›› Issue (2) : 335-337.
论文

An Efficient Method to Analyze Signal Integrity in High-Speed Clock Circuit WEI Jing-he1,CHEN Jun-ning1,KE Dao-ming1,WU Jian-hui2,LU Sheng-li 2

    {{javascript:window.custom_author_en_index=0;}}
  • {{article.zuoZhe_EN}}
Author information +

HeighLight

{{article.keyPoints_en}}

Abstract

{{article.zhaiyao_en}}

Key words

QR code of this article

Cite this article

Download Citations
{{article.zuoZheEn_L}}. {{article.title_en}}[J]. {{journal.qiKanMingCheng_EN}}, 2004, 32(2): 335-337.

References

References

{{article.reference}}

Funding

RIGHTS & PERMISSIONS

{{article.copyrightStatement_en}}
{{article.copyrightLicense_en}}
PDF(263 KB)

Accesses

Citation

Detail

Sections
Recommended

/