Research on Receiver Autonomous Integrity Monitoring Augmented with Improved Clock Bias Model

WANG Yong-chao;HUANG Zhi-gang

Acta Electronica Sinica ›› 2007, Vol. 35 ›› Issue (6) : 1084-1088.

PDF(489 KB)
CIE Homepage  |  Join CIE  |  Login CIE  |  中文 
PDF(489 KB)
Acta Electronica Sinica ›› 2007, Vol. 35 ›› Issue (6) : 1084-1088.
论文

Research on Receiver Autonomous Integrity Monitoring Augmented with Improved Clock Bias Model

    {{javascript:window.custom_author_en_index=0;}}
  • {{article.zuoZhe_EN}}
Author information +

HeighLight

{{article.keyPoints_en}}

Abstract

{{article.zhaiyao_en}}

Key words

QR code of this article

Cite this article

Download Citations
{{article.zuoZheEn_L}}. {{article.title_en}}[J]. {{journal.qiKanMingCheng_EN}}, 2007, 35(6): 1084-1088

References

References

{{article.reference}}

Funding

RIGHTS & PERMISSIONS

{{article.copyrightStatement_en}}
{{article.copyrightLicense_en}}
PDF(489 KB)

Accesses

Citation

Detail

Sections
Recommended

/