Research on Receiver Autonomous Integrity Monitoring Augmented with Improved Clock Bias Model

WANG Yong-chao;HUANG Zhi-gang

ACTA ELECTRONICA SINICA ›› 2007, Vol. 35 ›› Issue (6) : 1084-1088.

PDF(489 KB)
CIE Homepage  |  Join CIE  |  Login CIE  |  中文 
PDF(489 KB)
ACTA ELECTRONICA SINICA ›› 2007, Vol. 35 ›› Issue (6) : 1084-1088.
论文

Research on Receiver Autonomous Integrity Monitoring Augmented with Improved Clock Bias Model

  • WANG Yong-chao, HUANG Zhi-gang
Author information +

Abstract

The paper presents an improved receiver clock bias forecast model.The model built with "coasting window" method,holds the real-time refresh parameters.The extrapolated future clock bias is used to augment RAIM performance.Relevant flow charts and a new algorithm for forecasting error are introduced.The data analysis proves that this method not only increases availability of RAIM,but improves the rates of fault detection and identification.The minimum fault that can be detected decreases from 50 meters to 40 meters;and the minimum fault that can be detected and identified completely dropped from 70 meters to 60 meters.

Key words

integrity / RAIM / clock bias model / coasting window

Cite this article

Download Citations
WANG Yong-chao;HUANG Zhi-gang. Research on Receiver Autonomous Integrity Monitoring Augmented with Improved Clock Bias Model[J]. Acta Electronica Sinica, 2007, 35(6): 1084-1088.
PDF(489 KB)

2017

Accesses

0

Citation

Detail

Sections
Recommended

/