Layout-Level Synthesis Based Frequency Partial-Space-Mapped Neuromodeling Technique for LTCC RF Circuit Design

ZHANG Xiang-jun, FANG Da-gang

Acta Electronica Sinica ›› 2007, Vol. 35 ›› Issue (6) : 1187-1192.

PDF(627 KB)
CIE Homepage  |  Join CIE  |  Login CIE  |  中文 
PDF(627 KB)
Acta Electronica Sinica ›› 2007, Vol. 35 ›› Issue (6) : 1187-1192.

Layout-Level Synthesis Based Frequency Partial-Space-Mapped Neuromodeling Technique for LTCC RF Circuit Design

    {{javascript:window.custom_author_en_index=0;}}
  • {{article.zuoZhe_EN}}
Author information +

HeighLight

{{article.keyPoints_en}}

Abstract

{{article.zhaiyao_en}}

Key words

QR code of this article

Cite this article

Download Citations
{{article.zuoZheEn_L}}. {{article.title_en}}[J]. {{journal.qiKanMingCheng_EN}}, 2007, 35(6): 1187-1192

References

References

{{article.reference}}

Funding

RIGHTS & PERMISSIONS

{{article.copyrightStatement_en}}
{{article.copyrightLicense_en}}
PDF(627 KB)

Accesses

Citation

Detail

Sections
Recommended

/