High Efficiency Clustering Algorithm for Standard Cell Placement

WU Wei-min; HONG Xian-long; Cai Yi-ci; GU Jun

您当前的位置：

首页 >

文章列表页 >

High Efficiency Clustering Algorithm for Standard Cell Placement

更新时间：2025-07-16

- High Efficiency Clustering Algorithm for Standard Cell Placement
- Acta Electronica Sinica Vol. 29, Issue 2, Pages: 148-151(2001)
- 作者机构：
  
  1. 清华大学计算机科学与技术系,北京,100084
  2. 香港科技大学计算机科学系,香港
  3. 清华大学计算机科学与技术系北京,100084
  4. 香港科技大学计算机科学系香港
- 作者简介：
- 基金信息：
- DOI：
  CLC： TP302
- Published：2001
- 稿件说明：
移动端阅览
WU Wei-min, HONG Xian-long, Cai Yi-ci, et al. High Efficiency Clustering Algorithm for Standard Cell Placement[J]. Acta Electronica Sinica, 2001, 29(2): 148-151.
DOI：

WU Wei-min, HONG Xian-long, Cai Yi-ci, et al. High Efficiency Clustering Algorithm for Standard Cell Placement[J]. Acta Electronica Sinica, 2001, 29(2): 148-151. DOI：

摘要

本文提出了一个高效的结群算法

用以解决在超大规模条件下标准单元模式集成电路的布局问题.与传统结群算法相比

本算法的特色在于在结群之前

建立和组织了表示所有单元之间连接关系的信息库

使得结群算法具有全局优化性和无冗余计算的特点.本结群算法已应用于二次规划布局过程中.实验结果表明

本算法无论在结群质量和结群速度方面都非常理想

从而成功地解决了超大规模电路的布局问题.

Abstract

A high-efficiency clustering algorithm is presented for solving standard-cell style placement problem with very large number of cells.Compared to traditional clustering algorithms

the main feature of the presented algorithm is that an information library including all interconnect relationships between cells is built and well organized before placement

thereby endowing the clustering algorithm with characteristics of global optimality and non-redundancy computation.The clustering algorithm has been applied to a quadratic placement procedure.Experimental results show that our clustering algorithm is very perfect in both clustering quality and clustering speed

thus solves the placement problem with very large number of cells successfully.

关键词

Keywords

references

Views

947

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Timing-Driven Placement Algorithm for Very Large Integrated Circuits

Review on Technology of Placement and Routing for the FPGA

Design for Manufacturability of Sub-100 Nanometer Standard Cells

Related Author

WANG Yuan

TIAN Chun-sheng

XUE Yu

DU Zhong

MA Xiao-jing

ZHOU Chong

CHEN Lei

WANG Shuo

Related Institution

Beijing Microelectronics Technology Institute

Department of Micro/nanoelectronics, School of Electronics Engineering and Computer Science, Peking University

ASIC and System State Key laboratory, Fudan University

College of Information and Engineering,Northeastern University

Institute of VLSI Design, Zhejiang University

⁰