New Block-Matching Motion Estimation Algorithm Using Dual-Bit-Resolution Image and Its Low-Power VLSI Architecture

ZHANG Wu-jian; QIU Xiao-hai; ZHOU Run-de; CHEN Hong-yi; Kondo Toshio; Nakashima Takayoshi; Ishitani Tsunehachi

您当前的位置：

首页 >

文章列表页 >

New Block-Matching Motion Estimation Algorithm Using Dual-Bit-Resolution Image and Its Low-Power VLSI Architecture

更新时间：2025-07-16

- New Block-Matching Motion Estimation Algorithm Using Dual-Bit-Resolution Image and Its Low-Power VLSI Architecture
- Acta Electronica Sinica Vol. 29, Issue 6, Pages: 860-864(2001)
- 作者机构：
  
  1. 清华大学微电子学研究所,北京,100084
  2. NTT电子公司(NEL株式会社),海老名市,日本
  3. 清华大学微电子学研究所北京,100084
  4. NTT电子公司(NEL株式会社)海老名市日本
- 作者简介：
- 基金信息：
- DOI：
  CLC： TN912
- Published：2001
- 稿件说明：
移动端阅览
ZHANG Wu-jian, QIU Xiao-hai, ZHOU Run-de, et al. New Block-Matching Motion Estimation Algorithm Using Dual-Bit-Resolution Image and Its Low-Power VLSI Architecture[J]. Acta Electronica Sinica, 2001, 29(6): 860-864.
DOI：

ZHANG Wu-jian, QIU Xiao-hai, ZHOU Run-de, et al. New Block-Matching Motion Estimation Algorithm Using Dual-Bit-Resolution Image and Its Low-Power VLSI Architecture[J]. Acta Electronica Sinica, 2001, 29(6): 860-864. DOI：

摘要

本文给出了一种新的块匹配运动估计算法

它根据视频图像内容的复杂程度自适应地选择常规的或者低比特分辨率的图像来进行块匹配

并且采用了一种混合使用两种比特分辨率图像的新望远镜搜索算法.模拟结果表明

新算法具有较低的计算复杂性

并且能够保证较好的视频质量.基于该算法

我们设计了一种新的脉动阵列结构的搜索引擎.该引擎具有可分割的数据通道

从而在使用低比特分辨率图像进行块匹配时能够通过加强处理的并行性来提高吞吐率.新的运动估计器可工作在较低的时钟频率和电源电压之下

具有低的功耗消耗.

Abstract

A new motion estimation algorithm is proposed in this paper.It adaptively selects the full or reduced bit-resolution image for block matching based on the texture complexity of the matching block.In addition

a new telescopic search method using dual-bit-resolution image is adopted.Simulation results show that the proposed algorithm has low computational complexity while achieves good image quality.We have designed a novel systolic-architecture-based search engine that has split data paths.Enhancing the operating parallelism in the low bit-resolution case heightens the throughput.The new motion estimator works at a low clock frequency and a low supply voltage

therefore has lower power consumption.

关键词

Keywords

references

Views

826

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Frame-Level Pipelined Array Architecture for Motion Estimation

A Programmable Heterogeneous Chip Designed for Video Bridging

Pseudo Third-Order Delta-Sigma Modulator Applied to Internet of Things Sensors

A Sub-1 V 10 bit SAR ADC Robust Against Process-Voltage-Temperature Variation

Low Power Test Data Compression Technique Based on Reconfigurable MUXs Network

Related Author

HE Wei-feng

MAO Zhi-gang

WANG Pan-feng

CAI Yi-ci

WEI Cong

HUANG Li-jie

HU Wei

WEI Rong-shan

Related Institution

Department of Microelectronics Science and Technology,Harbin Institute of Technology

Hercules Microelectronics, Co., Ltd.

Department of Computer Science and Technology, Tsinghua University

School of Physics and Information Engineering, Fuzhou University

Shaanxi Provincial Research Center for Telecommunication ASIC Design， Xi’an University of Posts and Telecommunications

⁰