您当前的位置:
首页 >
文章列表页 >
A Novel Universal All-Digital Clock Smoothness Technique
更新时间:2025-07-16
    • A Novel Universal All-Digital Clock Smoothness Technique

    • Acta Electronica Sinica   Vol. 29, Issue 9, Pages: 1276-1279(2001)
    • CLC: TN913.24TN914.3
    • Published:2001

    移动端阅览

  • QIN Xiao-yi, WANG Han-sheng, ZENG Lie-guang. A Novel Universal All-Digital Clock Smoothness Technique[J]. Acta Electronica Sinica, 2001, 29(9): 1276-1279. DOI:

  •  
  •  
icon
试读结束,您可以激活您的VIP账号继续阅读。
去激活 >
icon
试读结束,您可以通过登录账户,到个人中心,购买VIP会员阅读全文。
已是VIP会员?
去登录 >

0

Views

936

下载量

0

CSCD

Alert me when the article has been cited
提交
Tools
Download
Export Citation
Share
Add to favorites
Add to my album

Related Articles

A Design of Clock Frequency Multiplication Circuit Based on Finite Impulse Response Filter
Research on the Lower Limits of Power-Law-Integral for Estimating Jitter of the High-Stability Clocks
Smooth Phase Leaking Techniques for the Cancellationof Pointer Adjustment Jitter in SDH Networks

Related Author

FENG Chong-xi
WANG Yi-chao
WANG Xu
ZHANG Ling
MALLINSON Martin
ZENG Zhao-quan
HSU Yong-sheng
FEI Yuan-chun

Related Institution

Department of Electronic Engineering, Tsinghua University
College of Mechanical and Electrical Engineering, Shihezi University
Yssheong Technology Inc
Siliconintevention Inc.
School of Information and Mechanical Engineering,Beijing Institute of Graphic Communication
0