one scheme has been proposed for controllable digital frequency generator in the AFC loop of a receiver.DDS technique is used here.The algorithm and architecture for the VLSI implementation of this digital frequency generator are discussed.Finally
simulations of performance and analysis are given.