Hot Carrier-Induced Interface Traps in N-Channel MOSFET/SOI Characterized by a Forward Gated-Diode Technique

HE Jin; ZHANG Xing; HUANG Ru; WANG Yang-yuan

您当前的位置：

首页 >

文章列表页 >

Hot Carrier-Induced Interface Traps in N-Channel MOSFET/SOI Characterized by a Forward Gated-Diode Technique

更新时间：2025-07-16

- Hot Carrier-Induced Interface Traps in N-Channel MOSFET/SOI Characterized by a Forward Gated-Diode Technique
- Acta Electronica Sinica Vol. 30, Issue 2, Pages: 252-254(2002)
- 作者机构：
  
  北京大学微电子学研究所,北京,100871
- 作者简介：
- 基金信息：
- DOI：
  CLC： TN
- Published：2002
- 稿件说明：
移动端阅览
HE Jin, ZHANG Xing, HUANG Ru, et al. Hot Carrier-Induced Interface Traps in N-Channel MOSFET/SOI Characterized by a Forward Gated-Diode Technique[J]. Acta Electronica Sinica, 2002, 30(2): 252-254.
DOI：

HE Jin, ZHANG Xing, HUANG Ru, et al. Hot Carrier-Induced Interface Traps in N-Channel MOSFET/SOI Characterized by a Forward Gated-Diode Technique[J]. Acta Electronica Sinica, 2002, 30(2): 252-254. DOI：

摘要

本文完成了热载流子诱生MOSFET/SOI界面陷阱正向栅控二极管技术表征的实验研究.正向栅控二极管技术简单、准确

可以直接测得热载流子诱生的平均界面陷阱密度

从而表征器件的抗热载流子特性.实验结果表明:通过体接触方式测得的MOSFET/SOI 栅控二极管R-G电流峰可以直接给出诱生的界面陷阱密度.抽取出来的热载流子诱生界面陷阱密度与累积应力时间呈幂指数关系

指数因子约为0.787.

Abstract

This paper describes the characterization of the hot carrier-induced interface traps by a forward gated-diode measurement in an N-channel MOSFET/SOI.The experimental results achieved by this method show that the R-G current peak can directly give stress-induced average interface trap density so to characterize the device's hot carrier degradation behavior and evaluate the quality of SOI wafer.As expected

a power law of Δ

0.787

between the stress-induced interface trap density and accumulated stressed time has been obtained.

关键词

Keywords

references

Views

2114

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Study on Extraction of Stress-Induced Interface Traps in MOSFETs by Linear Cofactor Differernce Subthreshold Voltage Peak Technique

Measurement of Radiation Induced Interface Traps Using the Subthreshold I-V Characteristic of MOSFET

Related Author

HE Jin

ZHANG Xing

HUANG Ru

WANG Yang-yuan

张正选

罗晋生

袁仁峰

何宝平

Related Institution

Institution of Microelectronics,Peking University

Department of Electrical Engineering and Computer Science,University of California at Berkeley

Institution of MicroelectronicsPeking UniversityBeijing 100871China

Department of Electrical Engineering and Computer ScienceUniversity of California at BerkeleyCA

西安交通大学微电子所!西安710049

⁰