LI Xi, WANG Zhi-gang, ZHOU Xue-hai, et al. Study on System-Level Power Model for Low Power Optimization[J]. Acta Electronica Sinica, 2004, 32(2): 205-208.
DOI:
LI Xi, WANG Zhi-gang, ZHOU Xue-hai, et al. Study on System-Level Power Model for Low Power Optimization[J]. Acta Electronica Sinica, 2004, 32(2): 205-208.DOI:
Study on System-Level Power Model for Low Power Optimization
low power design has become one of the most challenging tasks in the embedded system development.This paper presents a novel two-level power estimation model operating at the system-level
which including a microarchitecture level model to support hardware optimization and an instruction level model to support software compiling optimization.The microarchitecture level model based upon the information of components structure.The instruction level model based upon the microarchitecture model.Thus the proposed methodology provides an accurate and rapid model to evaluate embedded system high level design.
Efficient Implementation of National Security Algorithms SM2, SM3 and SM4 Based on RISC-V Instruction Extension Method
Multi-Pass Decoding Algorithm Based on a Speech Recognition Chip
Design and Implementation of RealTime ImageProcessing Parallel Operating System Microkernel
Task-Aware Power Control Method for Multi-Mode Video Compression System
A DSP Design and Implementation for Motor FOC
Related Author
ZHANG Fan
GUO Peng-fei
YAN Ying-jian
WANG Ming-deng
LIU Run-sheng
LIU Jia
CHEN Yi-ning
ZHU Xuan
Related Institution
School of Cryptography Engineering, Information Engineering University
School of Cyber Science and Technology, Zhejiang University
Dept.of Electronic Engineering,Tsinghua University
Institute of Information and Communication Engineering,Zhejiang University
Beijing Key Laboratory of Big Data Technology for Food Safety, School of Computer and Information Engineering, Beijing Technology and Business University