您当前的位置:
首页 >
文章列表页 >
Study on System-Level Power Model for Low Power Optimization
更新时间:2025-07-16
    • Study on System-Level Power Model for Low Power Optimization

    • Acta Electronica Sinica   Vol. 32, Issue 2, Pages: 205-208(2004)
    • CLC: TP302.7
    • Published:2004

    移动端阅览

  • LI Xi, WANG Zhi-gang, ZHOU Xue-hai, et al. Study on System-Level Power Model for Low Power Optimization[J]. Acta Electronica Sinica, 2004, 32(2): 205-208. DOI:

  •  
  •  
icon
试读结束,您可以激活您的VIP账号继续阅读。
去激活 >
icon
试读结束,您可以通过登录账户,到个人中心,购买VIP会员阅读全文。
已是VIP会员?
去登录 >

0

Views

1694

下载量

5

CSCD

Alert me when the article has been cited
提交
Tools
Download
Export Citation
Share
Add to favorites
Add to my album

Related Articles

Efficient Implementation of National Security Algorithms SM2, SM3 and SM4 Based on RISC-V Instruction Extension Method
Multi-Pass Decoding Algorithm Based on a Speech Recognition Chip
Design and Implementation of RealTime ImageProcessing Parallel Operating System Microkernel
Task-Aware Power Control Method for Multi-Mode Video Compression System
A DSP Design and Implementation for Motor FOC

Related Author

ZHANG Fan
GUO Peng-fei
YAN Ying-jian
WANG Ming-deng
LIU Run-sheng
LIU Jia
CHEN Yi-ning
ZHU Xuan

Related Institution

School of Cryptography Engineering, Information Engineering University
School of Cyber Science and Technology, Zhejiang University
Dept.of Electronic Engineering,Tsinghua University
Institute of Information and Communication Engineering,Zhejiang University
Beijing Key Laboratory of Big Data Technology for Food Safety, School of Computer and Information Engineering, Beijing Technology and Business University
0