您当前的位置:
首页 >
文章列表页 >
The Buffer Structure and Scheduling Algorithm for Maintaining Packet Order in the Parallel Switch
更新时间:2025-07-16
    • The Buffer Structure and Scheduling Algorithm for Maintaining Packet Order in the Parallel Switch

    • Acta Electronica Sinica   Vol. 32, Issue S1, Pages: 35-38(2004)
    • CLC: TN919.21
    • Published:2004

    移动端阅览

  • LAN Ju-long, DONG Yu-guo, CHEN Yue, et al. The Buffer Structure and Scheduling Algorithm for Maintaining Packet Order in the Parallel Switch[J]. Acta Electronica Sinica, 2004, 32(S1): 35-38. DOI:

  •  
  •  
icon
试读结束,您可以激活您的VIP账号继续阅读。
去激活 >
icon
试读结束,您可以通过登录账户,到个人中心,购买VIP会员阅读全文。
已是VIP会员?
去登录 >

0

Views

924

下载量

0

CSCD

Alert me when the article has been cited
提交
Tools
Download
Export Citation
Share
Add to favorites
Add to my album

Related Articles

An Approach of Performance Analysis and Optimization for Wireless Sensor Networks
Construction of Delay Gene Regulatory Network Based on Complex Network

Related Author

WANG Shao-qing
NIE Jing-nan
BR
FONT face
Verdana
HUO Yan
LI Sheng-hong
JING Tao

Related Institution

(Institute of Communications Engineering, PLA University of Science and Technology,,,)
School of Electronics and Information Engineering,Beijing Jiaotong University
Electronic Engineering Department of Shanghai Jiaotong University
School of Information and Electrical Engineering, China University of Mining and Technology
School of Electronics and Information Engineering, Beijing University of Aeronautics and Astronautics
0