LAN Ju-long, DONG Yu-guo, CHEN Yue, et al. The Buffer Structure and Scheduling Algorithm for Maintaining Packet Order in the Parallel Switch[J]. Acta Electronica Sinica, 2004, 32(S1): 35-38.
DOI:
LAN Ju-long, DONG Yu-guo, CHEN Yue, et al. The Buffer Structure and Scheduling Algorithm for Maintaining Packet Order in the Parallel Switch[J]. Acta Electronica Sinica, 2004, 32(S1): 35-38.DOI:
The Buffer Structure and Scheduling Algorithm for Maintaining Packet Order in the Parallel Switch
Due to the parallelism and load balancing of parallel switches
the packets (or cells) within the same flow will be spread into several low speed switching fabrics for processing.When these packets are sent to the output
however
their sequence can not be guaranteed.For keeping packet order
this paper proposes a novel technique that includes the buffer structure of two stage Virtu al Input Queues (VIQ) and the scheduling algorithm named sequence keeping round robin (SKRR).The throughput and average delay performance of the technique are also analyzed.