A Hybrid Run-Length Coding for Soc Test Data Compression

FANG Jian-ping; HAO Yue; LIU Hong-xia; LI Kang

您当前的位置：

首页 >

文章列表页 >

A Hybrid Run-Length Coding for Soc Test Data Compression

更新时间：2025-07-16

- A Hybrid Run-Length Coding for Soc Test Data Compression
- Acta Electronica Sinica Vol. 33, Issue 11, Pages: 1973-1977(2005)
- 作者机构：
  
  西安电子科技大学微电子学院宽禁带半导体材料与器件重点实验室,陕西,西安,710071
- 作者简介：
- 基金信息：
- DOI：
  CLC： TP391.76
- Published：2005
- 稿件说明：
移动端阅览
FANG Jian-ping, HAO Yue, LIU Hong-xia, et al. A Hybrid Run-Length Coding for Soc Test Data Compression[J]. Acta Electronica Sinica, 2005, 33(11): 1973-1977.
DOI：

FANG Jian-ping, HAO Yue, LIU Hong-xia, et al. A Hybrid Run-Length Coding for Soc Test Data Compression[J]. Acta Electronica Sinica, 2005, 33(11): 1973-1977. DOI：

摘要

本文提出了一种有效的基于游程编码的测试数据压缩/解压缩的算法:混合游程编码

它具有压缩率高和相应解码电路硬件开销小的突出特点.另外

由于编码算法的压缩率和测试数据中不确定位的填充策略有很大的关系

所以为了进一步提高测试压缩编码效率

本文还提出一种不确定位的迭代排序填充算法.理论分析和对部分ISCAS 89 benchmark电路的实验结果证明了混合游程编码和迭代排序填充算法的有效性.

Abstract

This paper presents a compression and decompression scheme based on run-length codes for reducing the amount of test data.We refer to this hybrid run-length codes

it has the excellent advantages of high compression ratios

robust and low area overhead.Since the compression ratios strongly depend on the strategy of mapping which doesn't care in the original test set to zeros or ones

we also present an Iterative Sort Filling algorithm to find the best assignment method which minimizes the total size of the test data and achieves higher compression ratio.The theoretical analysis and the experimental results for ISCAS 89 benchmark circuits demonstrated the compression efficiency of the proposed hybrid run-length codes and Iterative Sort Filling algorithm.

关键词

Keywords

references

Views

998

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Low Power Test Data Compression Technique Based on Reconfigurable MUXs Network

A Test Data Compression Scheme Based on Mixed Fixed and Variable Run-length Coding in Virtual Block

The Algorithm of Filling X Bits in Dual-Run-Length Coding

BIST Scheme of Parallel Folding Counters

Low Power Multistage Test Data Compression Scheme

Related Author

LI Xiao-wei

HAN Yin-he

WU Xi

LIU Jun

HUANG Zheng-feng

SHI Feng

LIANG Hua-guo

ZHAN Wen-fa

Related Institution

Graduate University of Chinese Academy of SciencesBeijing 100490China

Key Laboratory of Computer System and ArchitectureInstitute of Computing TechnologyChinese Academy of SciencesBeijing 100190China

School of Computer and InformationHefei University of TechnologyHefeiAnhui 230009China

Graduate University of Chinese Academy of Sciences

Key Laboratory of Computer System and Architecture,Institute of Computing Technology,Chinese Academy of Sciences

⁰