您当前的位置:
首页 >
文章列表页 >
Cluster Generation Algorithm for Hierarchical Networks-on-Chip Architecture
更新时间:2025-07-16
    • Cluster Generation Algorithm for Hierarchical Networks-on-Chip Architecture

    • Acta Electronica Sinica   Vol. 35, Issue 5, Pages: 916-920(2007)
    • CLC: TP302.1
    • Published:2007

    移动端阅览

  • WANG Hong-wei, LU Jun-lin, TONG Dong, et al. Cluster Generation Algorithm for Hierarchical Networks-on-Chip Architecture[J]. Acta Electronica Sinica, 2007, 35(5): 916-920. DOI:

  •  
  •  
icon
试读结束,您可以激活您的VIP账号继续阅读。
去激活 >
icon
试读结束,您可以通过登录账户,到个人中心,购买VIP会员阅读全文。
已是VIP会员?
去登录 >

0

Views

646

下载量

2

CSCD

Alert me when the article has been cited
提交
Tools
Download
Export Citation
Share
Add to favorites
Add to my album

Related Articles

MRNDA: A Multicast Mechanism for Resource-Constrained Noc-Based Deep Neural Network Accelerators
MCS-DMA: An Optimization Design of Memory Controller for DMA Transfers in SoC
TSB:A Multi-Stage Algorithm for IPv6 Routing Table Lookup

Related Author

OUYANG Yi-ming
WANG Qi
TANG Fei-yang
ZHOU Wu
LI Jian-hua
HUANG Kan
TONG Dong
LIU Yang

Related Institution

School of Computer Science and Information Engineering, Hefei University of Technology
School of Microelectronics,Hefei University of Technology
Microprocessor Research and Development Center of Peking University
Computer School,National University of Defense Technology
School of Computer Science and Technology,Beijing University of Posts and Telecommunications
0