您当前的位置:
首页 >
文章列表页 >
An Improved Fast Hierarchical Method for Three-Dimensional Capacitance Extraction of IC Interconnects
更新时间:2025-07-16
    • An Improved Fast Hierarchical Method for Three-Dimensional Capacitance Extraction of IC Interconnects

    • Acta Electronica Sinica   Vol. 35, Issue 8, Pages: 1495-1498(2007)
    • CLC: TN391.72
    • Published:2007

    移动端阅览

  • DING Wen, WANG Gao-feng, CHEN Xi. An Improved Fast Hierarchical Method for Three-Dimensional Capacitance Extraction of IC Interconnects[J]. Acta Electronica Sinica, 2007, 35(8): 1495-1498. DOI:

  •  
  •  
icon
试读结束,您可以激活您的VIP账号继续阅读。
去激活 >
icon
试读结束,您可以通过登录账户,到个人中心,购买VIP会员阅读全文。
已是VIP会员?
去登录 >

0

Views

1127

下载量

1

CSCD

Alert me when the article has been cited
提交
Tools
Download
Export Citation
Share
Add to favorites
Add to my album

Related Articles

Characteristic Impedance Calculation of Composite Transmission Lines
Generalized Capacitance Matrix Method and Its Applications──Design of Combline and Interdigit Filter
A Distributed Parallel Algorithm for VLSI Layout Parameter Extraction
Efficient Extraction and Analysis of 3-D Interconnect Capacitance while Considering the Floating Dummies

Related Author

YUAN Ning
ZHENG Hong-xing
GE De-biao
NIE Xiao-chun
唐小宏
樊勇
张志军
吴正德

Related Institution

Dept.of Physics,Xidian University
University of Electronic Science and Technology of China
State Key Lab.on Microwave and Digital Communications Department of Electronic Engineering,Tsinghua University
Dept.of Electronic Engineering,University of Science and Technology of China
清华大学计算机科学与技术系设计自动化实验室
0