您当前的位置:
首页 >
文章列表页 >
A Parallel Stream Memory Architecture for Heterogeneous Multi-core Processor
更新时间:2025-07-16
    • A Parallel Stream Memory Architecture for Heterogeneous Multi-core Processor

    • Acta Electronica Sinica   Vol. 37, Issue 2, Pages: 312-317(2009)
    • CLC: TP302.1
    • Published:2009

    移动端阅览

  • DENG Rang-yu, CHEN Hai-yan, DOU Qiang, et al. A Parallel Stream Memory Architecture for Heterogeneous Multi-core Processor[J]. Acta Electronica Sinica, 2009, 37(2): 312-317. DOI:

  •  
  •  
icon
试读结束,您可以激活您的VIP账号继续阅读。
去激活 >
icon
试读结束,您可以通过登录账户,到个人中心,购买VIP会员阅读全文。
已是VIP会员?
去登录 >

0

Views

1867

下载量

6

CSCD

Alert me when the article has been cited
提交
Tools
Download
Export Citation
Share
Add to favorites
Add to my album

Related Articles

Research and Evaluating of a Multiple-dimension Scalable Stream Architecture
Four Dimensions Parallel Processing Architecture for Block Cipher
Optimized Design Research of Instruction Memory for Stream Architecture

Related Author

WU Wei
ZHANG Chun-yuan
CHAI Jun
REN Ju
XUN Chang-qing
GUAN Mao-lin
YANG Qian-ming
HE Yi

Related Institution

National Laboratory for Parallel and Distributed Processing,National University of Defense Technology
解放军信息工程大学
河南师范大学计算机信息工程学院
College of Computer, National University of Defense Technology
0