An Optimization Design Methodology for CMOS UWB LNA

LIU Meng-meng; ZHANG Sheng; WANG Shuo; ZHANG Jian-liang; ZHOU Run-de

您当前的位置：

首页 >

文章列表页 >

An Optimization Design Methodology for CMOS UWB LNA

更新时间：2025-07-16

- An Optimization Design Methodology for CMOS UWB LNA
- Acta Electronica Sinica Vol. 37, Issue 5, Pages: 1082-1086(2009)
- 作者机构：
  
  1. 清华大学微电子学研究所,清华大学信息科学与技术国家实验室微电子学部,北京,100084
  2. 清华大学深圳研究生院,广东,深圳,518055
  3. 清华大学微电子学研究所清华大学信息科学与技术国家实验室微电子学部北京,100084
  4. 清华大学深圳研究生院广东深圳,518055
- 作者简介：
- 基金信息：
- DOI：
  CLC： TN402TN432
- Published：2009
- 稿件说明：
移动端阅览
LIU Meng-meng, ZHANG Sheng, WANG Shuo, et al. An Optimization Design Methodology for CMOS UWB LNA[J]. Acta Electronica Sinica, 2009, 37(5): 1082-1086.
DOI：

LIU Meng-meng, ZHANG Sheng, WANG Shuo, et al. An Optimization Design Methodology for CMOS UWB LNA[J]. Acta Electronica Sinica, 2009, 37(5): 1082-1086. DOI：

摘要

为实现性能更优的超宽带(UWB)射频前端低噪声放大器(LNA)

本文提出了一种通用的基于CMOS工艺的超宽带LNA优化设计方法.基于源端电感负反馈的LNA电路模型

本文提出利用最优化的数学方法分别确定晶体管尺寸、输入匹配网络和负载网络各元件参数的方法

实现了较好的输入阻抗匹配

达到了较高的增益、较好的增益平坦度以及优秀的噪声系数

并具有较低的功耗;本设计方法所用无源元件不但适宜CMOS集成

而且对工艺偏差具有一定的忍耐力.仿真结果说明用上述方法设计的超宽带LNA在工作频带内能够达到预期的各项性能要求.

Abstract

An optimization methodology is proposed for designing ultra-wideband (UWB) low noise amplifier (LNA) in CMOS technology to achieve better performance of LNA in UWB RF front-end.Based on the circuit model of inductively source degenerated LNA

we present a design method using mathematics optimization technology to get optimum transistor size and component value in input matching net and load net

leading to fine input matching

adequate and flat gain

excellent noise performance as well as low power consumption.Meanwhile

the passive components in the proposed circuit can be implemented easily in CMOS technology with tolerance of process variation.Simulation results show that UWB LNA using this design methodology can achieve expectable performance.

关键词

Keywords

references

Views

1807

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Design of Novel CMOS Coupled Filters Based on Spoof Surface Plasmon Polaritons

Design of Miniaturized High-Gain Low Noise Amplifier Based on 65 nm CMOS Process

Design and Performance Simulation of a 1.5-6 GHz Two-Stage UWB CMOS LNA with Extra Flat Gain and NF

Monolithically Integrated 0.25μm CMOS VCSEL Driver Array for 3.125Gb/s×12 Channels Parallel Optical Interface

A 4MHz Gm-C Filter with On-Chip Frequency Automatic Tuning

Related Author

BAO Di

CUI Tie-jun

DUAN Zong-ming

GAO Hao

WANG Jiang-peng

LU Kai

WU Jie-min

GUO Qing

Related Institution

Institute of Electromagnetic Space， Southeast University

State Key Laboratory of Millimeter Waves， Southeast University

Silicon Austria Labs， Linz

The 38th Institution of China Electronics Technology Group Corporation

School of Electronic Information Engineering， Anhui University

⁰