Research on the Lower Limits of Power-Law-Integral for Estimating Jitter of the High-Stability Clocks

CAO Peng; WANG Ming-fei; FEI Yuan-chun

您当前的位置：

首页 >

文章列表页 >

Research on the Lower Limits of Power-Law-Integral for Estimating Jitter of the High-Stability Clocks

更新时间：2025-07-16

- Research on the Lower Limits of Power-Law-Integral for Estimating Jitter of the High-Stability Clocks
- Acta Electronica Sinica Vol. 38, Issue 12, Pages: 2846-2849(2010)
- 作者机构：
  
  1. 北京印刷学院信息与机电学院,北京,102600
  2. 北京理工大学信息与电子学院,北京,100081
  3. 北京印刷学院信息与机电学院北京,102600
  4. 北京理工大学信息与电子学院北京,100081
- 作者简介：
- 基金信息：
- DOI：
  CLC： TN802TN79+2
- Published：2010
- 稿件说明：
移动端阅览
CAO Peng, WANG Ming-fei, FEI Yuan-chun. Research on the Lower Limits of Power-Law-Integral for Estimating Jitter of the High-Stability Clocks[J]. Acta Electronica Sinica, 2010, 38(12): 2846-2849.
DOI：

CAO Peng, WANG Ming-fei, FEI Yuan-chun. Research on the Lower Limits of Power-Law-Integral for Estimating Jitter of the High-Stability Clocks[J]. Acta Electronica Sinica, 2010, 38(12): 2846-2849. DOI：

摘要

幂律积分法是估算亚皮秒级时钟信号抖动所采用的一种常用方法.该方法的换算结果与积分区间有关

尤其与积分下限有关.通过对幂律积分法将相位噪声转换为抖动的关系式介绍

推导了幂律积分下限与采样时钟的频率、被采样模拟信号的最高频率及A/D变换的有效位之间的关系

给出了估算幂律积分下限的算式

并提供了该算式在估算中频采样系统时钟信号抖动中的应用实例

间接证明了该算式.

Abstract

The power-law-integral is a commonly formula used to estimate the subpicosecond level jitter of clocks

while the results are determined by the integral-limits

in particular

by the lower limits.The transform formulas from phase noise to jitter are introduced firstly.Then we deduced quantitative relationship between the lower limits

the frequency of sampling clock

the maximum frequency of analog input signals and the effective resolution of analog-to-digital converters

as a result

we provide a formula to estimate the lower limits.Finally

provides a typical application example of the formula.

关键词

Keywords

references

Views

1091

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Adaptive Concise Empirical Ramanujan Decomposition and Its Application in Composite Fault Diagnosis

A Design of Clock Frequency Multiplication Circuit Based on Finite Impulse Response Filter

Analysis of Affective Characteristics and Evaluation on Harmonious Feeling of Image

A Novel Universal All-Digital Clock Smoothness Technique

Related Author

CHENG Jian

ZHENG Jin-de

TONG Jin-yu

ZHANG Ying

PAN Hai-yang

MALLINSON Martin

HSU Yong-sheng

ZENG Zhao-quan

Related Institution

School of Mechanical Engineering， Anhui University of Technology， Ma’anshan

Siliconintevention Inc.

Yssheong Technology Inc

College of Mechanical and Electrical Engineering， Shihezi University

Dept.of Electrical Engineering Graduate School of Engineering Kyoto University Kyoto 01 Japan

⁰