您当前的位置:
首页 >
文章列表页 >
Test Program Generation for Microprocessor Verification Using Local Modeling Strategy
更新时间:2025-07-16
    • Test Program Generation for Microprocessor Verification Using Local Modeling Strategy

    • Acta Electronica Sinica   Vol. 39, Issue 7, Pages: 1639-1644(2011)
    • CLC: TP302
    • Published:2011

    移动端阅览

  • ZHANG Liang, YI Jiang-fang, TONG Dong, et al. Test Program Generation for Microprocessor Verification Using Local Modeling Strategy[J]. Acta Electronica Sinica, 2011, 39(7): 1639-1644. DOI:

  •  
  •  
icon
试读结束,您可以激活您的VIP账号继续阅读。
去激活 >
icon
试读结束,您可以通过登录账户,到个人中心,购买VIP会员阅读全文。
已是VIP会员?
去登录 >

0

Views

1273

下载量

2

CSCD

Alert me when the article has been cited
提交
Tools
Download
Export Citation
Share
Add to favorites
Add to my album

Related Articles

Research and Functional Verification of Integrated Programmable Photonic Chips
Property Generation Method for Model Checking on Clock Domain Crossing Design
Model Checking on Clock Domain Crossing Design of System-on-Chip
An Operational Semantics for UML State Machines in Model Checking Context

Related Author

CUI Nai-di
FENG Jing
LI Zhi-hui
LIANG Yu-xin
FAN Shi-jia
LIAO Hai-jun
LIU Da-peng
CHENG Xu

Related Institution

Silicon Photonics Center, United Microelectronics Center Co., Ltd
Micro-Processor Research and Development Center,Peking University
State Key Laboratory for Novel Software Technology, Nanjing University
Department of Computer Science and Technology, Nanjing University
0