An Efficient Reconfigurable VLSI Architecture for H.264 High Profile Inverse Transform

LU Xiao-feng; LIU Feng; TONG Dong; WANG Ke-yi

您当前的位置：

首页 >

文章列表页 >

An Efficient Reconfigurable VLSI Architecture for H.264 High Profile Inverse Transform

更新时间：2025-07-16

- An Efficient Reconfigurable VLSI Architecture for H.264 High Profile Inverse Transform
- Acta Electronica Sinica Vol. 39, Issue 5, Pages: 1072-1076(2011)
- 作者机构：
  
  1. 北京大学微处理器研究开发中心,北京,100871
  2. 北京大学深圳研究生院,广东,深圳,518055
  3. 北京大学微处理器研究开发中心北京,100871
  4. 北京大学深圳研究生院广东深圳,518055
- 作者简介：
- 基金信息：
- DOI：
  CLC： TP302
- Published：2011
- 稿件说明：
移动端阅览
LU Xiao-feng, LIU Feng, TONG Dong, et al. An Efficient Reconfigurable VLSI Architecture for H.264 High Profile Inverse Transform[J]. Acta Electronica Sinica, 2011, 39(5): 1072-1076.
DOI：

LU Xiao-feng, LIU Feng, TONG Dong, et al. An Efficient Reconfigurable VLSI Architecture for H.264 High Profile Inverse Transform[J]. Acta Electronica Sinica, 2011, 39(5): 1072-1076. DOI：

摘要

本文针对H.264 Fidelity Range Extensions(FRExt

High Profile)解码过程中扩展的所有变换

采用二维矩阵分解和基于矩阵运算提取公共因子的操作

利用通用运算单元来设计高效的可重构VLSI结构.该结构不但节省面积(可重构变换结构只消耗了4807门电路)

并且具有高性能(采用TSMC 0.13微米工艺

在150MHz的时钟频率下工作

该电路可以达到1.2G pixels/s的吞吐率

支持分辨率为4096×2048、每秒60帧的视频实时解码需求).根据DTUA(吞吐率和电路规模的比值)作为效率因子

本设计在支持H.264 High Profile所有变换的设计中具有最高的效率.

Abstract

H.264 High Profile proposes the new 8×8 integer transform which achieves average bit-rate reduction of around 10% for HD material.This paper presents an efficient architecture for H.264 multiple block-size inverse transform.2-D transform decomposition and common matrix operation extraction were applied to design general processing elements to simplify the implementation of transforms.The proposed architecture is both area-efficient (4807gates) and high performance (can provide real-time decoding of 4096×2048@60fps High Profile in 150MHz

1.2G pixels/s data throughput rate

using TSMC 0.13 μm).This paper supporting all of the H.264 high profile transforms is the most efficient one

compared with the existing designs with the Data Throughput rate per Unit Area (DTUA) adopted as the comparison index.

关键词

Keywords

references

Views

1172

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

A Dynamic Reconfigurable H.264 Multi-Transform VLSI Architecture for HDTV Application

Design of a Highly Parallel and Double-Level Pipelined CAVLC Encoder for H.264

Optimization on Motion Estimation Algorithm Based on H.264

An Efficient Parallel Algorithm for H.264/AVC Encoder

Related Author

CAO Wei

HONG Qi

HOU Hui

TONG Jia-rong

LAI Jin-mei

MIN Hao

JING Ming-e

CAO Wei

Related Institution

State Key Laboratory of ASIC and System, Fudan University

State Key Laboratory of ASIC and System,Fudan University,Shanghai 201203,Chian

Department of Electronic Engineering, Tsinghua University

Tsinghua National Laboratory for Information Science and Technology

Harbin Institute of Technology Shenzhen Graduate School

⁰