Optimization Algorithm and VLSI Design of the Arithmetic Coder in JPEG2000

LIU Wen-song; ZHU En; WANG Jian; XU Long-tao; LIN Ye

您当前的位置：

首页 >

文章列表页 >

Optimization Algorithm and VLSI Design of the Arithmetic Coder in JPEG2000

更新时间：2025-07-16

- Optimization Algorithm and VLSI Design of the Arithmetic Coder in JPEG2000
- Acta Electronica Sinica Vol. 39, Issue 11, Pages: 2486-2491(2011)
- 作者机构：
  
  1. 东南大学射频与光电集成电路研究所,江苏,南京,210096
  2. 中国科学院自动化研究所,北京,100190
  3. 东南大学射频与光电集成电路研究所江苏南京,210096
  4. 中国科学院自动化研究所北京,100190
- 作者简介：
- 基金信息：
- DOI：
  CLC： TN492
- Published：2011
- 稿件说明：
移动端阅览
LIU Wen-song, ZHU En, WANG Jian, et al. Optimization Algorithm and VLSI Design of the Arithmetic Coder in JPEG2000[J]. Acta Electronica Sinica, 2011, 39(11): 2486-2491.
DOI：

LIU Wen-song, ZHU En, WANG Jian, et al. Optimization Algorithm and VLSI Design of the Arithmetic Coder in JPEG2000[J]. Acta Electronica Sinica, 2011, 39(11): 2486-2491. DOI：

摘要

研究了JPEG2000算术编码器的算法和电路实现.提出了重归一化规程的一种新的顺序结构

通过添加独立的总移位次数预测规程

使得编码算法可以一次性顺序完成当前上下文的处理.据此设计了具有从流水线的三级流水线电路结构

流水线用于处理无编码字节输出的常规情况

从流水线单独处理编码字节的输出

从而有效缩短了各级电路的关键路径延时.基于TSMC 0.18μm工艺的综合结果表明

系统时钟频率为578MHz

吞吐量约为520 Msymbols/s.与采用相同工艺的国内外研究成果相比

分别提升了40%和26%以上.

Abstract

The algorithm and the hardware implementation of Arithmetic Coder (AC) in JPEG2000 are studied.A new kind of the sequence structure of the Renormalization Procedure (RP) is proposed.With the independent total-shift prediction procedure added

the current context can be processed serially by AC without loop computation.Based on the proposed algorithm

the 3-stage pipeline architecture with a slave pipeline is designed

where the pipeline is used to process the common situation of no byte-output and the slave pipeline is used to detect and process the byte-output situation separately

in order to reduce the critical path of the sub circuits.The synthesis result by the technology library of TSMC 0.18μm shows that the system clock frequency is 578MHz and the throughput is about 520 Msymbols/s.Comparing with the published works by the same technology library at home and abroad

they are optimized by 40% and 26% at least respectively.

关键词

Keywords

references

Views

1575

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

A VLSI Architecture of DWT for JPEG2000

An Adapting Image Coding Method Based on Implicit ROI

Parallel Array VLSI Architecture Design of 2-D DWT for JPEG2000

Design of A Novel FFT/IFFT Processor for IEEE 802.11a

A JPEG2000 Optimized Bit-Plane Scanning Method Based on Multilevel Query Table

Related Author

XIA Yu-wen

CHEN Hong-yi

WANG Zhi-hua

MENG Hong-ying

WANG Xue-jin

LIU Lei-bo

JIANG Shou-da

WANG Jian-feng

Related Institution

Department of Electronic EngineeringBUAABeijing 100084China

Department of Electronic Engineering Tsinghua Univ.Beijing 100084China

Institute of MicroelectronicsTsinghua Univ.Beijing 100084China

Department of Electronic Engineering,BUAA

Department of Electronic Engineering, Tsinghua Univ.

⁰