The Implementation of Range-Gate Control Circuit With High-Repetition-Rate Based on FPGA

WU Zhi-Bo; ZHANG Zhong-ping; CHEN Ju-ping; BR

您当前的位置：

首页 >

文章列表页 >

The Implementation of Range-Gate Control Circuit With High-Repetition-Rate Based on FPGA

更新时间：2025-07-16

- The Implementation of Range-Gate Control Circuit With High-Repetition-Rate Based on FPGA
- Acta Electronica Sinica Vol. 38, Issue 4, Pages: 919-0922(2010)
- 作者机构：
  
  （中国科学院上海天文台，）,上海,200030
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2010
- 稿件说明：
移动端阅览
WU Zhi-Bo, ZHANG Zhong-ping, CHEN Ju-ping, et al. The Implementation of Range-Gate Control Circuit With High-Repetition-Rate Based on FPGA[J]. Acta Electronica Sinica, 2010, 38(4): 919-0922.
DOI：

WU Zhi-Bo, ZHANG Zhong-ping, CHEN Ju-ping, et al. The Implementation of Range-Gate Control Circuit With High-Repetition-Rate Based on FPGA[J]. Acta Electronica Sinica, 2010, 38(4): 919-0922. DOI：

摘要

<FONT face=Verdana>传统的距离门控电路多采用分立元器件，工作频率和控制精度均十分有限，难于满足重复频率高的测距需求。通过分析高重复率距离门控的时序，提出并实现了一种基于FPGA的高重复率距离门控电路方法。该方法充分发挥了FPGA在运算、存储、时钟管理等方面的优势：采用倍频模块产生的200MHz作为时钟基准，其门控输出分辨率达5ns；利用增强型并口（Enhanced Parallel Port，简称EPP）方式进行门控数据传输，以确保2kHz的高速门控信号输出。完成的距离门控板在上海天文台的高重频（2kHz）卫星激光测距（Satellite Laser Ranging，简称SLR）实验中获得应用，使上海天文台成为国际上少数掌握高重频SLR技术的台站之一。

Abstract

<FONT face=Verdana>The operating frequency and precision of traditional range-gate control circuits designed with discrete components are hard to satisfy the demand of high-repetition-rate measurement. By analyzing the timing sequences of high-repetition-rate range gate

a method based on FPGA is proposed and implemented. This method makes full use of FPGA advantages at calculating

storage and clock managing

200MHz Clock generated by DCM (Digital Clock Manager) results in the circuit with 5ns resolution and transferring range-gate data via EPP (Enhanced Parallel Port) insure operating frequency up to several kilohertz. Using the prototype circuit makes success of the experiment of high-repetition-rate Satellite Laser Ranging in Shanghai Astronomical Observatory

and makes it become one of stations with high-repetition-rate SLR technology in the world.

关键词

Keywords

references

Views

1435

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Operator Fusion Method and Hardware Architecture Design Based on Non-Standard Operators

Multi-Hop Clock Synchronization Algorithm and System Implementation Based on IEEE 802.1AS

An Improved Attention Mechanism Algorithm Model and Hardware Aceleration Design Method

Verification of FPGA Encryption Protection Design Based on Laser Injection

Design and Optimization of Target Detection Accelerator Based on Winograd Algorithm

Related Author

WANG Ying

GAO Lan

ZHANG Zhe

LIU Xin

WU Yi-xiong

ZHANG Wei-gong

ZHAO Guo-feng

WEI Rui-peng

Related Institution

Faculty of Software Technologics, Shanxi Agricultural University

School of Mathematical Science, Capital Normal University

College of Information Engineering, Capital Normal University

School of Communications and Information Engineering， Chongqing University of Posts and Telecommunications

School of Mathematical Science， Capital Normal University

⁰