您当前的位置:
首页 >
文章列表页 >
VLSI Architecture for a Very Low Bitrate Video Coding
更新时间:2025-12-08
    • VLSI Architecture for a Very Low Bitrate Video Coding

    • Acta Electronica Sinica   Issue 11, (1999)
    • CLC: TN941
    • Published:1999

    移动端阅览

  • JIANG Ke, ZHANG Qian Ling, TANG Ting ao. VLSI Architecture for a Very Low Bitrate Video Coding[J]. Acta Electronica Sinica, 1999, (11). DOI:

  •  
  •  
icon
试读结束,您可以激活您的VIP账号继续阅读。
去激活 >
icon
试读结束,您可以通过登录账户,到个人中心,购买VIP会员阅读全文。
已是VIP会员?
去登录 >

0

Views

34

下载量

1

CSCD

Alert me when the article has been cited
提交
Tools
Download
Export Citation
Share
Add to favorites
Add to my album

Related Articles

Frame-Level Pipelined Array Architecture for Motion Estimation
New Block-Matching Motion Estimation Algorithm Using Dual-Bit-Resolution Image and Its Low-Power VLSI Architecture
VLSI Implementation for Video Processing IP Module Based on Synchronous and Parallel Architecture

Related Author

HE Wei-feng
MAO Zhi-gang
ZHANG Wu-jian
QIU Xiao-hai
ZHOU Run-de
CHEN Hong-yi
Kondo Toshio
Nakashima Takayoshi

Related Institution

Department of Microelectronics Science and Technology,Harbin Institute of Technology
Institute of Microelectronics,Tsinghua University
NTT Electronics Corporation
Institute of MicroelectronicsTsinghua UniversityBeijing 100084China
NTT Electronics CorporationJapan
0