To erase the bootless power dissipation of the redundant leap of the clock
this paper proposes the design of DETFF (double edge triggered flip flop) and the logic structure based on NAND gates.PSPICE simulation shows that this type of flip flop has correct logic function and can be normally used in the design of sequential circuits.By using the half working frequency of the clock
power dissipation of the system can be reduced evidently.