您当前的位置:
首页 >
文章列表页 >
Logic Design of Low Power Double Edge Triggered Flip Flop
更新时间:2025-12-08
    • Logic Design of Low Power Double Edge Triggered Flip Flop

    • Acta Electronica Sinica   Issue 5, (1999)
    • CLC: TN431.202
    • Published:1999

    移动端阅览

  • Wu Xunwei, Wei Jian. Logic Design of Low Power Double Edge Triggered Flip Flop[J]. Acta Electronica Sinica, 1999, (5). DOI:

  •  
  •  
icon
试读结束,您可以激活您的VIP账号继续阅读。
去激活 >
icon
试读结束,您可以通过登录账户,到个人中心,购买VIP会员阅读全文。
已是VIP会员?
去登录 >

0

Views

253

下载量

30

CSCD

Alert me when the article has been cited
提交
Tools
Download
Export Citation
Share
Add to favorites
Add to my album

Related Articles

A Programmable Heterogeneous Chip Designed for Video Bridging
Pseudo Third-Order Delta-Sigma Modulator Applied to Internet of Things Sensors
A Sub-1 V 10 bit SAR ADC Robust Against Process-Voltage-Temperature Variation
Low Power Test Data Compression Technique Based on Reconfigurable MUXs Network
An Dynamic Frequency Scaling Low Power Architecture Based on Symbol Rate for DOCSIS Upstream Transmitter

Related Author

WANG Pan-feng
CAI Yi-ci
HU Wei
HUANG Li-jie
WEI Cong
WEI Rong-shan
TONG Xing-yuan
ZHANG Chang

Related Institution

Hercules Microelectronics, Co., Ltd.
Department of Computer Science and Technology, Tsinghua University
School of Physics and Information Engineering, Fuzhou University
Shaanxi Provincial Research Center for Telecommunication ASIC Design, Xi’an University of Posts and Telecommunications
Graduate University of Chinese Academy of SciencesBeijing 100490China
0