您当前的位置:
首页 >
文章列表页 >
Design and Hardware Implementation of a High Speed Huffman Decoder
更新时间:2025-12-08
    • Design and Hardware Implementation of a High Speed Huffman Decoder

    • Acta Electronica Sinica   Issue 11, Pages: 29-32(1998)
    • CLC: TN762
    • Published:1998

    移动端阅览

  • 丁保延, 陈亮, 章倩苓. Design and Hardware Implementation of a High Speed Huffman Decoder[J]. Acta Electronica Sinica, 1998, (11): 29-32. DOI:

  •  
  •  
icon
试读结束,您可以激活您的VIP账号继续阅读。
去激活 >
icon
试读结束,您可以通过登录账户,到个人中心,购买VIP会员阅读全文。
已是VIP会员?
去登录 >

0

Views

218

下载量

5

CSCD

Alert me when the article has been cited
提交
Tools
Download
Export Citation
Share
Add to favorites
Add to my album

Related Articles

Implementation of RTL Scalable High-Performance Data Compression Method
A Lightweight Neural Speech Compression Method for Edge Devices
Research on Multi-Dimensional Data Compression Algorithm for Cluster-Based Routing in Wireless Sensor Network
A New Test Data Compression and Decompression Technique Based on Statistic Relativity of Variable Length Data Block
A Compression Method with Wavelet Transformation and Biblock Zero Tree Coding

Related Author

CHEN Xiao-jie
LI Bin
ZHOU Qing-lei
REN Ju
XUE Guang-tao
PAN Hao
DING Dian
FU Yong-jian

Related Institution

State Key Laboratory of Mathematical Engineering and Advanced Computing
School of Computer and Artificial Intelligence, Zhengzhou University
Department of Computer Science and Technology, Tsinghua University
School of Computer Science and Engineering, Central South University
School of Computer Science, Shanghai Jiao Tong University
0