The VLSI Implementation for Modular Exponentiation of Large Operands

Chen Hongyi; Gai Weixin

您当前的位置：

首页 >

文章列表页 >

The VLSI Implementation for Modular Exponentiation of Large Operands

更新时间：2025-12-08

- The VLSI Implementation for Modular Exponentiation of Large Operands
- Acta Electronica Sinica Issue 2, (1999)
- 作者机构：
  
  清华大学微电子学研究所
- 作者简介：
- 基金信息：
- DOI：
  CLC： TN470.2;TN470.2
- Published：1999
- 稿件说明：
移动端阅览
[1]陈弘毅,盖伟新.大数模幂乘运算的VLSI实现[J].电子学报,1999(02):9-12.

Chen Hongyi, Gai Weixin. The VLSI Implementation for Modular Exponentiation of Large Operands[J]. Acta Electronica Sinica, 1999, (2).
[1]陈弘毅,盖伟新.大数模幂乘运算的VLSI实现[J].电子学报,1999(02):9-12. DOI：

Chen Hongyi, Gai Weixin. The VLSI Implementation for Modular Exponentiation of Large Operands[J]. Acta Electronica Sinica, 1999, (2). DOI：

摘要

信息加密、数字签名、身份验证等等是信息安全领域的重要内容，只有公钥密码体制才能很好地解决这些问题．大数模幂乘运算是许多公钥密码体制的核心运算，也是运算效率提高的瓶颈．基于Ｍｏｎｔｇｏｍｅｒｙ模乘变换，构造了一种新型的脉动阵列架构模乘运算器．结合简单二进制幂运算算法，采用０８μｍＣＭＯＳ工艺，成功地设计并制造了２５６ｂｉｔ模幂乘运算器ＴＨＭ２５６，电路规模为１８６７７门，芯片面积为１７６３ｍｍ２．芯片能工作在９０ＭＨｚ以上，功耗低于１５Ｗ．数据模幂乘运算速度能达到１１７ｋｂｐｓ．

Abstract

Many new challenges have been emerging in the information security area such as encryption

digital signature

identification

etc..Public key cryptosystem is the only solution.Modular exponentiation of large operands is the kernel operation in many public key cryptosystems.It is also the bottleneck of the computing efficiency.Based on Montgomery algorithm

a novel systolic array for modular multiplication is presented in this article.Moreover

with the binary method

a 256 bit systolic modular exponentiation processor

THM256 has been successfully designed and fabricated with 0.8μm CMOS technology.The die area is 17 63mm 2.with 18677 equivalent gates.It can run at 90MHz or higher frequency under 5V and less than 1 5W of power consumption

which means the throughput of 117kbits/s for modular exponentiation calculation.

关键词

Keywords

references

Views

223

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Implementation Study of Partly Parallel Montgomery Modular Multiplier

Frame-Level Pipelined Array Architecture for Motion Estimation

A Design on the Bit-Level Pipelined Multiplier

High Level Array Processors Synthesis of Digital Signal Processing

A Parallel Algorithm for Labeling Image

Related Author

CHENG Xu

TONG Dong

LIU Qiang

MAO Zhi-gang

HE Wei-feng

Gu Qun

Yue Zhenwn

Chen Hongyi

Related Institution

Department of Computer Science and Technology,Peking University

Microprocessor Research and Development Center,Peking University

Department of Computer Science and TechnologyPeking UniversityBeijing 100871China

Microprocessor Research and Development CenterPeking UniversityBeijing 100871China

Department of Microelectronics Science and Technology,Harbin Institute of Technology

⁰