您当前的位置:
首页 >
文章列表页 >
A Practical Macromodel for Phase-Lock-Loop Integrated Circuit
更新时间:2025-12-08
    • A Practical Macromodel for Phase-Lock-Loop Integrated Circuit

    • Acta Electronica Sinica   Issue 5, (1996)
    • CLC: TN43
    • Published:1996

    移动端阅览

  • 陈邦媛, 仇沁茹, 仇佩亮. A Practical Macromodel for Phase-Lock-Loop Integrated Circuit[J]. Acta Electronica Sinica, 1996, (5). DOI:

  •  
  •  
icon
试读结束,您可以激活您的VIP账号继续阅读。
去激活 >
icon
试读结束,您可以通过登录账户,到个人中心,购买VIP会员阅读全文。
已是VIP会员?
去登录 >

0

Views

85

下载量

1

CSCD

Alert me when the article has been cited
提交
Tools
Download
Export Citation
Share
Add to favorites
Add to my album

Related Articles

Design of a Millimeter-Wave Dual-Band Low Phase Noise VCO in 45 nm CMOS SOI Process
The Design of a Novel High-Resolution DLL Phase Detector
A Low Complexity Design of GPS Carrier Tracking Loop
A New Method for Building Statistical Macromcodel

Related Author

CHEN Zhe
WANG Pin-qing
ZHOU Pei-gen
CHEN Ji-xin
HONG Wei
LUO Gang
ZHANG Jun-feng
CHEN Liang

Related Institution

State Key Laboratory of Millimeter Waves, Southeast University
School of Computer Science,National University of Defense Technology
Xi’an Satellite Control Center
School of Computer ScienceNational University of Defense TechnologyChangshaHunan 410073China
Xi’an Satellite Control Center Xi’anShaanxi 710043China
0