An analog circuit hardware implementation of artificial neuron is studied. The programmable synapse circuit and gain adjustable neuron circuit are analyzed. As an application example
a 8 X 7 single-layer perceptron network is built. PSPICE simulation results using level-2 model parameters of a 3μm CMOS process are given
and the predicted function for pattern identification is obtained.