The method of testability design for BiCMOS circuits is proposed.Compared with conventional methods
it has higher testability and lower cost of hardware.Only adding one extra MOS transistor and two control ports
it can effectively detect all open and short faults in BiCMOS circuits with single test vector.The method reduces the time consumed for generation and it can be widely used in iC design.
An Edge Transition Delay Based Pre-Bond TSV Testing Method
Related Author
NI Tian-ming
CHANG Hao
BIAN Jing-chang
YI Mao-xiang
LIANG Hua-guo
HUANG Zheng-feng
Related Institution
Key Laboratory of Advanced Perception and Intelligent Conerol of High-end Eguipment, Ministry of Education, College of Electrical Engineering, Anhui Polytechnic University
Department of Computer Science and Technvtogy, Anhui University of Finance and Economics
School of Electronic Science and Applied Physics, Hefei University of Technology
Key Laboratory of Advanced Perception and Intelligent Conerol of High-end Eguipment Ministry of Education College of Electrical Engineering Anhui Polytechnic University Wuhu Anhui China
Department of Computer Science and Technvtogy Anhui University of Finance and Economics Bengbu Anhui China