Lu Liwu, Zhou Jie. Deep Level Studies of Interfacial Traps of P-lnP Metal-Insulator-Semiconductor Structure[J]. Acta Electronica Sinica, 1993, (11): 72-75.
Lu Liwu, Zhou Jie. Deep Level Studies of Interfacial Traps of P-lnP Metal-Insulator-Semiconductor Structure[J]. Acta Electronica Sinica, 1993, (11): 72-75.DOI:
Deep Level Studies of Interfacial Traps of P-lnP Metal-Insulator-Semiconductor Structure
摘要
对经PECVD(Plasma Enhanced Chemical Vapor Deposition)生长的P-InP MIS结构的界面陷阱进行了研究。样品介质膜生长是在特定条件下进行的。分别利用C-V和DLTS(Deep Level Tran sient Spectroscopy)技术进行研究。结果表明
The interfacial traps of P-InP MIS structure samples grown by PECVD have been studied using C-V and DLTS techniques.The insulating layers were grown under special conditions.Experimental results show that the interfacial traps are located in the interface between the insulator and InP
and near the interface in the InP.We obtain the deep level parameters associated with the interfacial traps.The origin of these traps might be due to irradiation damage induced by plasma during insulating layer growth process.