A Power/Ground （P/G） Nets Routing Method for LSI Layout

Zheng Ning; Yan Xiaolang

您当前的位置：

首页 >

文章列表页 >

A Power/Ground （P/G） Nets Routing Method for LSI Layout

更新时间：2025-12-08

- A Power/Ground （P/G） Nets Routing Method for LSI Layout
- Acta Electronica Sinica Issue 5, Pages: 10-15(1993)
- 作者机构：
  
  1. 杭州电子产工业学院CAD研究所
  2. 杭州电子产工业学院CAD研究所杭州 310037
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：1993
- 稿件说明：
移动端阅览
[1]郑宁,严晓浪.LSI版图设计中的一种P/G网布线法[J].电子学报,1993(05):10-15.

Zheng Ning, Yan Xiaolang. A Power/Ground （P/G） Nets Routing Method for LSI Layout[J]. Acta Electronica Sinica, 1993, (5): 10-15.
[1]郑宁,严晓浪.LSI版图设计中的一种P/G网布线法[J].电子学报,1993(05):10-15. DOI：

Zheng Ning, Yan Xiaolang. A Power/Ground （P/G） Nets Routing Method for LSI Layout[J]. Acta Electronica Sinica, 1993, (5): 10-15. DOI：

摘要

本文提出了一种有效的P/G网布线算法和在积木块式布图系统中实现的策略。与以往算法比较

此算法允许每条电源网具有多个馈电脚存在。其策略包括四个部分:（1）一种有效的层次式自上而下的P/G网平面性分析和拓扑路径分配算法;（2）P/G网线宽的确定;（3）总体压缩和再布线后P/G网布线信息的动态修改;（4）与信号网一起的平面性无网格电源网通道详细嵌入。实验结果表明我们的P/G网布线方法可获得令人满意的布线结果。

Abstract

We present an efficient ower and ground （P/G） nets routing algorithm and a new strategy for its implementation in Building Block Layout system. In contrast to other works

more than one pad for each of the power nets is allowed. The new strategy consists of the following four parts: （1） An efficient hierarchical top-down P/G nets planar analysis and topological routing algorithm. （2） Wire width of P/G nets is determined. （3） After global spacing or global re-routing

the information of P/G nets topological router can be dynamically updated. （4） Planar gridless P/G nets detail routing with signal nets in a channel. Experiments show that our P/G nets routing method has achieved satisfactory results.

关键词

Keywords

references

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Review on Technology of Placement and Routing for the FPGA

Channel Routing Algorithm by Free Layer Assignment

Superplane Routing

Related Author

WANG Yuan

TIAN Chun-sheng

XUE Yu

DU Zhong

MA Xiao-jing

ZHOU Chong

PANG Yong-jing

ZHANG Yao-wei

Related Institution

Beijing Microelectronics Technology Institute

Department of Micro/nanoelectronics, School of Electronics Engineering and Computer Science, Peking University

ASIC and System State Key laboratory, Fudan University

Dept. of Elec. Eng Jiangnang Univ.,Wuxi China214063)Zhuang Wenjun

中科院北京软件实验室IC-CAD部无锡 214063

⁰