您当前的位置:
首页 >
文章列表页 >
A Method of VLSI Timing Driven Placement
更新时间:2025-12-08
    • A Method of VLSI Timing Driven Placement

    • Acta Electronica Sinica   Issue 2, Pages: 28-33(1993)
    • Published:1993

    移动端阅览

  • Yan Xiaolang, Qi Xiaoning. A Method of VLSI Timing Driven Placement[J]. Acta Electronica Sinica, 1993, (2): 28-33. DOI:

  •  
  •  
icon
试读结束,您可以激活您的VIP账号继续阅读。
去激活 >
icon
试读结束,您可以通过登录账户,到个人中心,购买VIP会员阅读全文。
已是VIP会员?
去登录 >

0

Views

30

下载量

1

CSCD

Alert me when the article has been cited
提交
Tools
Download
Export Citation
Share
Add to favorites
Add to my album

Related Articles

Simultaneous Routing and Buffer Insertion Under Fixed Buffer Locations Based on Accurate Delay Models
Via-Aware Parallel Layer Assignment Algorithm for VLSI Physical Design
Study and Implementation of an Embedded Flash CISC/DSP Microprocessor
Channel Routing Algorithm by Free Layer Assignment
High Level Array Processors Synthesis of Digital Signal Processing

Related Author

CAI Yi-ci
HONG Xian-long
ZHANG Yi-qian
LIU Geng-geng
LI Ze-peng
GUO Wen-zhong
CHEN Guo-long
XU Ning

Related Institution

Department of Computer Science and Technology, Tsinghua University
College of Computer and Data Science, Fuzhou University
School of Information Engineering, Wuhan University of Technology
Shanghai Exact Technology CoLtdShanghai 200433China
Department of Electronic Science and TechnologyUniversity of Science and Technology of ChinaHefeiAnhui 230026China
0