Four-valued Logic and the Analysis and Design of Pulsed Asynchronous Sequential Logical Networks

Jiang Wenbin

您当前的位置：

首页 >

文章列表页 >

Four-valued Logic and the Analysis and Design of Pulsed Asynchronous Sequential Logical Networks

更新时间：2025-12-08

- Four-valued Logic and the Analysis and Design of Pulsed Asynchronous Sequential Logical Networks
- Acta Electronica Sinica Issue 3, Pages: 77-83(1990)
- 作者机构：
  
  淮北煤炭师范学院
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：1990
- 稿件说明：
移动端阅览
[1]姜文彬.四值逻辑与脉冲异步时序逻辑网络分析和设计[J].电子学报,1990(03):77-83.

Jiang Wenbin. Four-valued Logic and the Analysis and Design of Pulsed Asynchronous Sequential Logical Networks[J]. Acta Electronica Sinica, 1990, (3): 77-83.
[1]姜文彬.四值逻辑与脉冲异步时序逻辑网络分析和设计[J].电子学报,1990(03):77-83. DOI：

Jiang Wenbin. Four-valued Logic and the Analysis and Design of Pulsed Asynchronous Sequential Logical Networks[J]. Acta Electronica Sinica, 1990, (3): 77-83. DOI：

摘要

本文利用四值逻辑讨论了触发器的逻辑功能

并讨论四值逻辑在脉冲异步时序逻辑网络分析和设计中的应用。这种分析和设计方法也适用于同步时序逻辑网络

并且适用于使用计算机进行辅助分析和设计。

Abstract

This paper has discussed the logic behaviour of flip-flops using the four valued logic and its applications in the analysis and design of pulsed asynchronous sequential logical networks. The methods of the analysis and design can also be used for synchronous sequential logical networks and for CAA and CAD as well.

关键词

Keywords

references

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

No data

Related Author

No data

Related Institution

No data

⁰