The characteristics and the generation of the linear block codes for the error correction of multivalued logic are discussed. A system of circuit realization for the error correction is introduced. A new type of gate DYL
a linear AND-OR gate
is adopted in the realization of the error correction system. The discussion centers on ternary and quaternary logic.