Theoretical Analysis on Sampling Converter Phase-Locked Loop

Wang An-shuan

您当前的位置：

首页 >

文章列表页 >

Theoretical Analysis on Sampling Converter Phase-Locked Loop

更新时间：2025-12-08

- Theoretical Analysis on Sampling Converter Phase-Locked Loop
- Acta Electronica Sinica Issue 2, Pages: 83-92(1987)
- 作者机构：
  
  1. 成都电讯工程学院
  2. 西南电子技术研究所
  3. 成都电讯工程学院西南电子技术研究所
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：1987
- 稿件说明：
移动端阅览
[1]王安絃,孙启万.取样变频锁相环的理论分析[J].电子学报,1987(02):83-92.

Wang An-shuan. Theoretical Analysis on Sampling Converter Phase-Locked Loop[J]. Acta Electronica Sinica, 1987, (2): 83-92.
[1]王安絃,孙启万.取样变频锁相环的理论分析[J].电子学报,1987(02):83-92. DOI：

Wang An-shuan. Theoretical Analysis on Sampling Converter Phase-Locked Loop[J]. Acta Electronica Sinica, 1987, (2): 83-92. DOI：

摘要

文中论述了取样变频定理。从取样变频锁相环（以下简称SCPLL）的一个等效线性相位模型出发

利用z变换和取样锁相原理

导出了环路的脉冲传递函数。分析了环路的稳定性、相位噪声特性及其它一些性能。提供了SCPLL的最大稳定增益、中频输出相位抖动方差和暂态响应等问题的新结果。从而为SCPLL的设计提供了依据。

Abstract

Sampling Conversiom theorem are expounded. The loop’s impulse transfer function is derived from an eguivalent linear phase model for Sampled Conveter Phase-Locked Loop （SCPLL） by means of the z-transform and Sampled Phaselock principle. The loop stability

phase noise characteristic and some other performances are analyzed. The new results for the maximun stable loop gain

the mean-sguare error of the phase jitter from IF for the SCPLL and the transient response are provided

and the results are useffull for design of SCPLL.

关键词

Keywords

references

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

No data

Related Author

No data

Related Institution

No data

⁰