A Reversible Flip-flop Design with Configurable Function

WU Yu; WANG Lun-yao; CHU Zhu-fei; XIA Yin-shui

doi:10.12263/DZXB.20201291

您当前的位置：

首页 >

文章列表页 >

A Reversible Flip-flop Design with Configurable Function

PAPERS | 更新时间：2025-12-08

- A Reversible Flip-flop Design with Configurable Function
- ACTA ELECTRONICA SINICA Vol. 50, Issue 6, Pages: 1466-1471(2022)
- 作者机构：
  
  宁波大学信息科学与工程学院, 浙江宁波 315211
- 作者简介：
- 基金信息：
- DOI：10.12263/DZXB.20201291
  CLC： TP331.1;
- Received：17 November 2020，
  
  Revised：2021-03-16，
  
  Published：25 June 2022
- 稿件说明：
移动端阅览
吴钰,王伦耀,储著飞等.一种功能可配置的可逆触发器设计[J].电子学报,2022,50(06):1466-1471.

WU Yu,WANG Lun-yao,CHU Zhu-fei,et al.A Reversible Flip-flop Design with Configurable Function[J].ACTA ELECTRONICA SINICA,2022,50(06):1466-1471.
吴钰,王伦耀,储著飞等.一种功能可配置的可逆触发器设计[J].电子学报,2022,50(06):1466-1471. DOI： 10.12263/DZXB.20201291.

WU Yu,WANG Lun-yao,CHU Zhu-fei,et al.A Reversible Flip-flop Design with Configurable Function[J].ACTA ELECTRONICA SINICA,2022,50(06):1466-1471. DOI： 10.12263/DZXB.20201291.

摘要

不同于以往一种可逆触发器电路只能实现单一的D，T或JK触发器功能，本文在提出的3种触发器统一的次态方程基础上，设计了功能可配置的可逆单边沿和双边沿触发器.通过对输入变量的设置，提出的可逆触发器电路分别具有D，T或JK触发器逻辑功能，并能实现异步置数.提出的可逆触发器用Verilog硬件描述语言建模并用Modelsim软件仿真验证逻辑功能的正确性.相比于已有的单一功能可逆触发器，本文的可逆触发器在增加有限量子代价的基础上用单一电路实现3种不同触发器功能和异步置数.

Abstract

Unlike the previous reversible flip-flops(RFFs) which have a single D

T or JK flip-flop characteristic function for one circuit

an edge-triggered(including dual edge-trigged) RFF with function configurable(FCRFF) is designed based on the proposed unified characteristic equation of D

T and JK FFs. By preset some inputs of FCRFF

the proposed edge-trigged FCRFF can act as D

T and JK reversible FF and also can load data asynchronously. The functions of proposed FCRFF are approved by simulation using Modelsim after modeled with Verilog HDL. Comparing with those published D

T and JK reversible FFs

the proposed FCRFF can combine D

T and JK reversible FFs' functions into one circuit and have asynchronous data loading function additionally only with a few quantum cost increasing.

关键词

Keywords

references

LANDAUER R . Irreversibility and heat generation in the computing process [J]. IBM Journal of Research and Development , 1961 , 5 ( 3 ): 183 - 191 .

常丽 , 朱宇祥 , 蒋辉 . 量子全加器设计 [J]. 电子学报 , 2019 , 47 ( 9 ): 1863 - 1867 .

CHANG L , ZHU Y X , JIANG H . Design of quantum full adder [J]. Acta Electronica Sinica , 2019 , 47 ( 9 ): 1863 - 1867 . (in Chinese)

NAVEEN K B , PUNEETH G , SANDNGARAJU M N S . Low power Viterbi decoder design based on reversible logic gates [C]// International Conference on Electronics and Communication Systems . Coimbatore : IEEE , 2017 : 201 - 205 .

MONDAL B , DEY K , CHAKRABORTY S . An efficient reversible cryptographic circuit design [C]// International Symposium on Vlsi Design and Test . Guwahati : IEEE , 2016 : 1 - 6 .

GOVINDAPRIYA K , PERIYASAMY M . Nano design of communication parts with QCA using reversible logic [C]// International Conference on Advanced Communication Control and Computing Technologies . Ramanathapuram : IEEE , 2017 : 819 - 823 .

管致锦 , 秦小麟 , 陶涛 , 等 . 可逆逻辑门网络的表示与级联 [J]. 电子学报 , 2010 , 38 ( 10 ): 2370 - 2376 .

GUAN Z J , QIN X L , TAO T , et al . Representation and cascade for reversible gate network [J]. Acta Electronica Sinica , 2010 , 38 ( 10 ): 2370 - 2376 . (in Chinese)

KALANTARI Z , ESHGHI M , MOHAMMADI M , et al . Low-cost and compact design method for reversible sequential circuits [J]. The Journal of Supercomputing , 2019 , 75 ( 11 ): 7497 - 7519 .

吴钰 , 张莹 , 王伦耀 , 等 . 一种可逆有限状态机的电路设计 [J]. 电子学报 , 2020 , 48 ( 11 ): 2226 - 2232 .

WU Y , ZHANG Y , WANG L Y , et al . Design of a reversible finite state machine [J]. Acta Electronica Sinica , 2020 , 48 ( 11 ): 2226 - 2232 . (in Chinese)

ROHINI H , RAJASHEKAR S , KUMAR P . Design of basic sequential circuits using reversible logic [C]// 2016 International Conference on Electrical, Electronics, and Optimization Techniques . Chennai : IEEE , 2016 : 2110 - 2115 .

ANDALOUSSI I , SEDRA M B . A design of sequential reversible circuits by reversible gates [J]. International Journal of Engineering & Technology , 2020 , 9 ( 2 ): 397 - 402 .

SLIMANI A , BENSLAMA A . Optimized 4-bit quantum reversible arithmetic logic unit [J]. International Journal of Theoretical Physics , 2017 , 56 ( 8 ): 2686 - 2696 .

THAPLIYAL H , RANGANATHAN N . Design of reversible latches optimized for quantum cost, delay and garbage outputs [C]// 2010 23rd International Conference on VLSI Design . Bangalore : IEEE , 2010 : 235 - 240 .

ANURADHA B , SIVAKUMAR S . TOFFOLI based reversible sequential circuits [J]. International Journal of Advanced Information Science and Technology , 2014 , 23 ( 23 ): 2319 - 2682 .

MISRA N K , WAIRYA S , SEN B . Design of conservative, reversible sequential logic for cost efficient emerging nano circuits with enhanced testability [J]. Ain Shams Engineering Journal , 2018 , 9 ( 4 ): 2027 - 2037 .

SINGH S , CHOUDHARY A , JAIN M K . A brief overview of reversible logic gate and reversible circuits [J]. International Journal of Electronics Engineering , 2019 , 11 ( 2 ): 86 - 104 .

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Evolutionary Design Technology of Quantum Reversible Logic Circuit Based on Matrix Coding

Efficient Algorithm for Synthesis of Optimal NCV 3-Qubit Reversible Circuits Using New Quantum Logic Gate Library

Reversible Logic Circuit for One-Dimensional Quantum Walk Based on NCP Quantum Gates Library

Qubits Reversible Logic Circuits Synthesis Based on Bisection Method

Design of a Reversible Finite State Machine

Related Author

ZHANG Zhai

FENG Ran

HUANG Yuan-yuan

WANG You-ren

XIAO Fang-ying

XUE Xi-ling

LIU Wen-jie

CHEN Han-wu

Related Institution

College of Automation Engineering, Nanjing University of Aeronautics and Astronautics

College of Information Engineering, Yangzhou University

School of Computer Science and Engineering, Southeast University

College of Information Engineering Yangzhou University Yangzhou Jiangsu China

School of Computer Science and Engineering Southeast University Nanjing Jiangsu China

⁰