ZHAO Peng,JIANG Mei.A High-Reliability Differential Current Compensation Level Shift Circuit for GaN Half-Bridge[J].ACTA ELECTRONICA SINICA,2022,50(11):2561-2567.
In order to improve the power supply slew tolerance of the GaN half-bridge structure
a high-reliability differential current compensation level shift circuit suitable for GaN half-bridge structure is proposed. With the help of bootstrap capacitor
this circuit converts the input voltage of 0V to 5V into the output voltage of 35V to 40V and the output driving voltage remains stable during the rapid change of floating-point voltage. The circuit adopts a current mirror structure to transmit signals
which can realize the rapid transmission of level signals and effectively reduce the transmission delay. Since the rapid changing of the power supply voltage causes the output of the level shifter to change
in order to solve this issue
we propose a differential current structure
which is used for current compensation to improve the power supply slew tolerance and stabilize the output result based on the standard 0.35μm BCD(Bipolar-CMOS-DMOS) process and 40V LDMOS(Laterally Diffused Metal-Oxide Semiconductor) high voltage devices
the level shift circuit is verified at 1MHz frequency. The results show that the rising edge response delay and the falling edge response delay are 587.184ps and 832.144ps
respectively
a 116V/ns positive power-rail slew tolerance and infinite negative slew tolerance. This circuit has the advantages of high speed and high reliability.
YU Xu-ming , HONG Wei , et al . Ku band power amplifier MMIC based on GaN HEMT technology [J]. Acta Electronica Sinica , 2015 , 43 ( 9 ): 1859 ‑ 1863 . (in Chinese)
BANDYOPADHYAY S , NEIDORFF B , et al . 90 . 6% efficient 11MHz 22W LED driver using GaN FETs and burst-mode controller with 0.96 power factor [C]// 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers Digest of Technical Papers . San Francisco : IEEE , 2013: 368 ‑ 369 .
ZHANG Yun‑wu , ZHU Jing , et al . A capacitive-loaded level shift circuit for improving the noise immunity of high voltage gate drive IC [C]// 2015 IEEE 27th International Symposium on Power Semiconductor Devices & IC's (ISPSD) . Hong Kong : IEEE , 2015 : 173 ‑ 176 .
AKAHANE M , JONISHI A , et al . A new level up shifter for HVICs with high noise tolerance [C]// 2014 International Power Electronics Conference . Hiroshima : IEEE , 2014 : 2302 ‑ 2309 .
LIU Zhi-dong , LIN Cong , et al . Design of on-chip gate drivers with power-efficient high-speed level shifting and dynamic timing control for high-voltage synchronous switching power converters [J]. IEEE Journal of Solid-State Circuits , 2015 , 50 ( 6 ): 1463 ‑ 1477 .
HOLLIS J S , MCNEILL N , et al . Design of 370-ps delay floating-voltage level shifters with 30 V/ns power supply slew tolerance [J]. IEEE Transactions on Circuits and Systems II , 2016 , 63 ( 7 ): 688 ‑ 692 .
STARK H B , HOLLIS J S , et al . A new design technique for sub-nanosecond delay and 200 V/ns power supply slew-tolerant floating voltage level shifters for GaN SMPS [J]. IEEE Transactions on Circuits and Systems I , 2019 , 66 ( 3 ): 1280 ‑ 1290 .
ZHU Jing , YU Si-yuan , et al . Study and implementation of 600-v high-voltage gate driver IC with the common-mode dual-interlock technique for GaN devices [J]. IEEE Transactions on Industrial Electronics , 2021 , 68 ( 2 ): 1506 ‑ 1514 .
CHEN J L , CHIU C C , et al . 120 V/ns output slew rate enhancement technique and high voltage clamping circuit in high integrated gate driver for power GaN FETs [C]// ESSCIRC Conference 2015—41st European Solid-State Circuits Conference . Graz : IEEE , 2015 : 291 ‑ 294 .
WITTMANN J , ROSAHL T , et al . A 50 V high-speed level shifter with high d v /d t immunity for multi-MHz DCDC converters [C]// ESSCIRC 2014—40th European Solid State Circuits Conference . Venice Lido : IEEE , 2014 : 151 ‑ 154 .