您当前的位置:
首页 >
文章列表页 >
Optimization and Capacitance Characteristics of 1 500 V Super Junction Power MOS Devices
PAPERS | 更新时间:2025-12-24
    • Optimization and Capacitance Characteristics of 1 500 V Super Junction Power MOS Devices

    • ACTA ELECTRONICA SINICA   Vol. 52, Issue 7, Pages: 2271-2278(2024)
    • DOI:10.12263/DZXB.20230845    

      CLC: TN323.4;
    • Received:07 September 2023

      Revised:2023-11-25

      Published:25 July 2024

    移动端阅览

  • CHONG Yi-ning, LI Jue, QIAO Ming. Optimization and Capacitance Characteristics of 1 500 V Super Junction Power MOS Devices[J]. Acta Electronica Sinica, 2024, 52(07): 2271-2278. DOI:10.12263/DZXB.20230845

  •  
  •  
icon
试读结束,您可以激活您的VIP账号继续阅读。
去激活 >
icon
试读结束,您可以通过登录账户,到个人中心,购买VIP会员阅读全文。
已是VIP会员?
去登录 >

0

Views

13

下载量

0

CSCD

Alert me when the article has been cited
提交
Tools
Download
Export Citation
Share
Add to favorites
Add to my album

Related Articles

A Dual-Trench-Gate Silicon on Insulator Device with a L-shaped Gate Field Plate
Research on Ultra-Low On-Resistance Trench Gate LDMOS Device
Study on Breakdown Characteristic of Low Pressure Dielectric Barrier Discharge
A Fast Method for 3-D VLSI Interconnect Capacitance Extraction: Quasi-Multiple Medium Method

Related Author

CHONG Yi-ning
LI Jue
QIAO Ming
DAI Hong-li
ZHAO Hong-dong
WANG Luo-xin
SHI Yan-mei
LI Ming-ji

Related Institution

National Key Laboratory of Electronic Thin Film and Integrated Devices, University of Electronic Science and Technology of China
Guangdong Institute of Electronic Information Engineering, University of Electronic Science and Technology of China
Shenzhen Institute for Advanced Study, University of Electronic Science and Technology of China
School of Electronics Information Engineering, Hebei University of Technology
School of Electrical and Electronic Engineering, Tianjin University of Technology
0