您当前的位置:
首页 >
文章列表页 >
A Hierarchical Automatic Sleep Staging Model Based on Transformer Architecture
PAPERS | 更新时间:2025-12-08
    • A Hierarchical Automatic Sleep Staging Model Based on Transformer Architecture

    • ACTA ELECTRONICA SINICA   Vol. 53, Issue 2, Pages: 545-557(2025)
    • DOI:10.12263/DZXB.20240596    

      CLC: TP391;
    • Received:25 June 2024

      Revised:2024-10-28

      Published:25 February 2025

    移动端阅览

  • JIN Zheng, JIA Ke-bin. A Hierarchical Automatic Sleep Staging Model Based on Transformer Architecture[J]. Acta Electronica Sinica, 2025, 53(02): 545-557. DOI:10.12263/DZXB.20240596

  •  
  •  
icon
试读结束,您可以激活您的VIP账号继续阅读。
去激活 >
icon
试读结束,您可以通过登录账户,到个人中心,购买VIP会员阅读全文。
已是VIP会员?
去登录 >

0

Views

35

下载量

0

CSCD

Alert me when the article has been cited
提交
Tools
Download
Export Citation
Share
Add to favorites
Add to my album

Related Articles

Modulation Recognition Method Based on Improved Res2Net and Adaptive Multi-Scale Window Pooling
A TCAD-DNN-Based Total-Ionizing-Dose Effect Model for FinFET Devices
Multi-Sound Source Separation Method Based on Multi-Resolution Parallel Feature Extraction
Sequence-Based and Cross-Modal Alignment Model for Protein Function Prediction

Related Author

WANG Dan
LI Wanjie
JIANG Fengyang
ZHOU Ying
LIU Xiaonian
LIU Yansen
CAO Peng
GAO Shang

Related Institution

School of Communications and Information Engineering, Chongqing University of Posts and Telecommunications
School of Physics and Electronics, Hunan Normal University
Key Laboratory of Physics and Devices in Post-Moore Era, College of Hunan Province
School of Artificial Intelligence and Big Data, Hefei University
College of Information Science and Engineering, Hunan Normal University
0