

浏览全部资源
扫码关注微信
1.国防科技大学计算机学院,湖南长沙 410073
2.国防科技大学先进微处理器芯片与系统重点实验室,湖南长沙 410073
Received:30 July 2025,
Accepted:18 September 2025,
Published:25 September 2025
移动端阅览
桑浩, 袁珩洲, 郭阳, 等. 一种用于片上时钟系统的单粒子不敏感振荡器[J]. 电子学报, 2025, 53(09): 3202-3210.
SANG Hao, YUAN Heng-zhou, GUO Yang, et al. A Single-Event Immune Oscillator for On-Chip Clock Systems[J]. Acta Electronica Sinica, 2025, 53(09): 3202-3210.
桑浩, 袁珩洲, 郭阳, 等. 一种用于片上时钟系统的单粒子不敏感振荡器[J]. 电子学报, 2025, 53(09): 3202-3210. DOI:10.12263/DZXB.20250667
SANG Hao, YUAN Heng-zhou, GUO Yang, et al. A Single-Event Immune Oscillator for On-Chip Clock Systems[J]. Acta Electronica Sinica, 2025, 53(09): 3202-3210. DOI:10.12263/DZXB.20250667
随着先进半导体工艺的持续演进,芯片集成度与复杂度显著提升,系统时钟设计正逐步从片外晶振向片上时钟系统转变.基于LC压控振荡器(Inductor-Capacitor Voltage-Controlled Oscillator,LCVCO)的锁频环(Frequency-Locked Loop,FLL)时钟基准产生电路凭借其优异的噪声抑制特性和强抗辐照能力,成为高可靠性电子系统的关键技术.然而,现有LCVCO架构中的电容阵列与尾电流源对单粒子效应高度敏感,这在太空辐射环境中极易引发系统故障,严重制约了其在航天领域的应用前景.本文针对上述问题,提出一种新型LCVCO架构,旨在提升高可靠片上时钟系统的鲁棒性.该架构引入动态自偏置反馈技术,通过振荡信号实时动态调节尾电流源的偏置电压,有效抑制1/
f
噪声并实现输出幅度的自稳定控制.基于脉冲灵敏度函数(Impulse Sensitivity Function,ISF)对振荡器的相位噪声和单粒子敏感性进行评估和对比,仿真结果表明,本文设计的LCVCO在关键节点处的ISF曲线具有更低的幅值和良好的对称性,显著提升了噪声性能与抗SET特性.此外,谐振腔采用低阻抗泄放路径的NMOS型电容阵列单元,该单元结构能快速泄放单粒子瞬态电流,降低其带来的频率波动.本设计基于鳍形场效应晶体管(Fin Field-Effect Transistor,FinFET)工艺实现,芯片面积为0.06 mm²,功耗为9.6 mW.在26 MHz输出时钟条件下,相位噪声优化为-136 dBc/Hz@1MHz,品质因数(Figure of Merit,FoM)值为154.5 dBc/Hz@1MHz,周期抖动均方根值为5.93 ps.激光实验结果表明,本文设计的LCVCO激光触发阈值提升至1.5 nJ,较传统结构提高114.3%,大幅降低了单粒子效应的影响,重离子辐照实验在86.1 MeV·cm²/mg的线性能量转移(Linear Energy Transfer,LET)值下进行,结果显示最大频率偏移低于4.5%.仿真和实测结果充分验证了该电路在太空辐射环境中的高可靠性,为航天电子设备提供了更稳健的时钟解决方案.
With the continuous evolution of advanced semiconductor processes
chip integration and complexity have significantly increased. System clock design is gradually shifting from off-chip crystal oscillators to on-chip clock systems. frequency-locked loop (FLL) clock reference generation circuits based on Inductor-Capacitor voltage-controlled oscillators(LCVCOs) have become a key technology for high-reliability electronic systems due to their excellent noise suppression characteristics and strong radiation resistance capabilities. However
existing LCVCO archite
ctures are highly sensitive to single-event effects in capacitor arrays and tail current sources
which can easily cause system failures in space radiation environments
severely limiting their application prospects in aerospace.To address these issues
this paper proposes a novel LCVCO architecture aimed at enhancing the robustness of reliable on-chip clock systems. This architecture introduces dynamic self-bias feedback technology
dynamically adjusting the bias voltage of the tail current source through real-time oscillation signals to effectively suppress 1/
f
noise and achieve self-stabilization control of output amplitude. The phase noise and single-event sensitivity of oscillators are evaluated and compared based on the impulse sensitivity function (ISF). Simulation results show that the ISF curve of the LCVCO designed in this paper has lower amplitude and better symmetry at critical nodes
significantly improving noise performance and single event transient (SET) tolerance. Additionally
the resonant tank uses an NMOS-type capacitor array unit with low-impedance discharge paths
which can quickly discharge single-event transient currents
reducing frequency fluctuations caused by them. The design is implemented using fin field-effect transistor (FinFET) technology
occupying an area of 0.06 mm² and consuming 9.6 mW of power. At a 26 MHz output clock
the phase noise is optimized to -136 dBc/Hz@1MHz
with a figure of merit (FoM) value of 154.5 dBc/Hz@1MHz
and the root mean square (RMS) value of cycle jitter is 5.93 ps. Laser experiments show that the laser triggering threshold of the LCVCO designed in this paper has been increased to 1.5 nJ
an improvement of 114.3% compared to traditional structures
greatly reducing the impact of single-event effects. Heavy-ion irradiation experiments were conducted at a linear energy transfer (LET) value of 86.1 MeV·cm²/mg
showing that the maximum frequency deviation is less than 4.5%. The simulation and experimental results fully validate the high rel
iability of this circuit in the space radiation environment
which provides a more robust clocking solution for spaceborne electronic equipment.
JUNG K , CHO K , LEE S H , et al . A temperature compensated RF LC clock generator with±50-ppm frequency accuracy from -40 °C to 80 °C [J ] . IEEE Transactions on Microwave Theory and Techniques , 2019 , 67 ( 11 ): 4441 - 4449 .
LI Y X , PAL N , WANG T Y , et al . A 20 μs turn-on time, 24 kHz resolution, 1.5~100 MHz digitally programmable temperature-compensated clock generator [J ] . IEEE Journal of Solid-State Circuits , 2023 , 58 ( 3 ): 785 - 795 .
MCCORQUODALE M S , CARICHNER G A , O'DAY J D , et al . A 25 MHz self-referenced solid-state frequency source suitable for XO-replacement [J ] . IEEE Transactions on Circuits and Systems I: Regular Papers , 2009 , 56 ( 5 ): 943 - 956 .
王子轩 , 王山虎 , 王鑫 , 等 . 一种基于相位误差校正技术的快速启动晶体振荡器 [J ] . 电子学报 , 2024 , 52 ( 4 ): 1182 - 1188 .
WANG Z X , WANG S H , WANG X , et al . A fast startup crystal oscillator based on phase-error correction technique [J ] . Acta Electronica Sinica , 2024 , 52 ( 4 ): 1182 - 1188 . (in Chinese)
LEI K M , MAK P I , MARTINS R P . A 0.35 V 5, 200 μm 2 2.1 MHz temperature-resilient relaxation oscillator with 667 fJ/cycle energy efficiency using an asymmetric swing-boosted RC network and a dual-path comparator [J ] . IEEE Journal of Solid-State Circuits , 2021 , 56 ( 9 ): 2701 - 2710 .
GÜRLEYÜK C , PAN S N , MAKINWA K A A . A 16 MHz CMOS RC frequency reference with ±90 ppm inaccuracy from-45 °C to 85 °C [J ] . IEEE Journal of Solid-State Circuits , 2022 , 57 ( 8 ): 2429 - 2437 .
KHASHABA A , ZHU J H , PAL N , et al . A 32 MHz, 34 μW temperature-compensated RC oscillator using pulse density modulated resistors [J ] . IEEE Journal of Solid-State Circuits , 2022 , 57 ( 5 ): 1470 - 1479 .
GUO S T , LI J X , GUI P , et al . Single-event transient effect on a self-biased ring-oscillator PLL and an LC PLL fabricated in SOS technology [J ] . IEEE Transactions on Nuclear Science , 2013 , 60 ( 6 ): 4668 - 4672 .
PRINZIE J , CHRISTIANSEN J , MOREIRA P , et al . Comparison of a 65 nm CMOS ring- and LC-oscillator based PLL in terms of TID and SEU sensitivity [J ] . IEEE Transactions on Nuclear Science , 2017 , 64 ( 1 ): 245 - 252 .
ZHANG Z C , DJAHANSHAHI H , GU C , et al . Single-event effects characterization of LC-VCO PLLs in a 28 nm CMOS technology [J ] . IEEE Transactions on Nuclear Science , 2020 , 67 ( 9 ): 2042 - 2050 .
HU Y Z , SIRIBURANON T , STASZEWSKI R B . Oscillator flicker phase noise: A tutorial [J ] . IEEE Transactions on Circuits and Systems Ⅱ: Express Briefs , 2021 , 68 ( 2 ): 538 - 544 .
袁珩洲 , 桑浩 , 刘胜 , 等 . 基于PSS+PXF的ISF高精度振荡器噪声分析模型 [J ] . 计算机工程与科学 , 2024 , 46 ( 6 ): 951 - 958 .
YUAN H Z , SANG H , LIU S , et al . A high-precision oscillator noise analysis model of ISF based on PSS+PXF [J ] . Computer Engineering & Science , 2024 , 46 ( 6 ): 951 - 958 . (in Chinese)
HAJIMIRI A , LEE T H . A general theory of phase noise in electrical oscillators [J ] . IEEE Journal of Solid-State Circuits , 1998 , 33 ( 2 ): 179 - 194 .
SANG H , YUAN H Z , GUO Y , et al . A wide-tuning PLL with SET-tolerant quadrature ring VCO for serial rapid I/O [J ] . IEEE Transactions on Nuclear Science , 2024 , 71 ( 11 ): 2409 - 2416 .
PRINZIE J , DE SMEDT V . Time-dependent single-event effects in CMOS LC-oscillators [J ] . IEEE Transactions on Nuclear Science , 2019 , 66 ( 9 ): 2048 - 2054 .
陈喆 , 王品清 , 周培根 , 等 . 基于45 nm CMOS SOI工艺的毫米波双频段低相噪压控振荡器设计 [J ] . 电子学报 , 2024 , 52 ( 7 ): 2161 - 2169 .
CHEN Z , WANG P Q , ZHOU P G , et al . Design of a millimeter-wave dual-band low phase noise VCO in 45 nm CMOS SOI process [J ] . Acta Electronica Sinica , 2024 , 52 ( 7 ): 2161 - 2169 . (in Chinese)
YUAN H Z , CHEN J J , LIANG B , et al . An SEU/SET-tolerant phase frequency detector with double-loop self-sampling technology for clock data recovery [J ] . IEEE Transactions on Nuclear Science , 2019 , 66 ( 7 ): 1483 - 1490 .
YUAN H Z , GUO Y , LIU Y , et al . A self-biased low-jitter process-insensitive phase-locked loop for 1.25 Gb/s-6.25 Gb/s SerDes [J ] . Chinese Journal of Electronics , 2018 , 27 ( 5 ): 1009 - 1014 .
YUAN H Z , LIANG B , SANG H , et al . A single-event-transient hardened phase locked loop for clock and data recovery [J ] . Chinese Journal of Electronics , 2024 , 33 ( 2 ): 353 - 361 .
SUN H H , WU Z R , LUO D , et al . Single-event effect characterization of 16 GHz phase-locked loop in sub-20 nm FinFET technology [J ] . IEEE Transactions on Nuclear Science , 2024 , 71 ( 9 ): 2077 - 2085 .
中国航天科技集团公司第五研究院物资部 , 中国航天标准化研究所 . 宇航用半导体器件重离子单粒子效应试验指南 : QJ 10005A—2018 [S ] . 北京 : 国家国防科技工业局 , 2018 .
CASC Fifth Institute , Materials Department & China Aerospace Standardization Institute . Test Guidelines of Single Event Effects Induced by Heavy Ions of Semiconductor Devices for Space Applications : QJ 10005A—2018 [S ] . Beijing : State Administration of Science, Technology and Industry for National Defense , 2018 . (in Chinese)
0
Views
30
下载量
0
CSCD
Publicity Resources
Related Articles
Related Author
Related Institution
京公网安备11010802024621