A VLSI Architecture Evaluation of a Syntax Element Level Parallel Arithmetic Entropy Coder for Parallel H.264 Encoder

CHEN Sheng-gang; CHEN Shu-ming; GU Hui-tao; LIU Yao

doi:10.3969/j.issn.0372-2112.2012.02.031

您当前的位置：

首页 >

文章列表页 >

A VLSI Architecture Evaluation of a Syntax Element Level Parallel Arithmetic Entropy Coder for Parallel H.264 Encoder

更新时间：2025-07-16

- A VLSI Architecture Evaluation of a Syntax Element Level Parallel Arithmetic Entropy Coder for Parallel H.264 Encoder
- Acta Electronica Sinica Vol. 40, Issue 2, Pages: 400-405(2012)
- 作者机构：
  
  国防科学技术大学计算机学院,湖南,长沙,410073
- 作者简介：
- 基金信息：
- DOI：10.3969/j.issn.0372-2112.2012.02.031
  CLC： TP332.2
- Published：2012
- 稿件说明：
移动端阅览
CHEN Sheng-gang, CHEN Shu-ming, GU Hui-tao, et al. A VLSI Architecture Evaluation of a Syntax Element Level Parallel Arithmetic Entropy Coder for Parallel H.264 Encoder[J]. Acta Electronica Sinica, 2012, 40(2): 400-405.
DOI：

CHEN Sheng-gang, CHEN Shu-ming, GU Hui-tao, et al. A VLSI Architecture Evaluation of a Syntax Element Level Parallel Arithmetic Entropy Coder for Parallel H.264 Encoder[J]. Acta Electronica Sinica, 2012, 40(2): 400-405. DOI： 10.3969/j.issn.0372-2112.2012.02.031.

摘要

设计了一种语法元素指令流驱动的全流水CABAC(Context-based Adaptive Binary Arithmetic Coding)熵编码VLSI结构

并对提出的语法元素级分组并行算术编码器的体系结构进行了设计和开销评估.该并行方法可以与现有符号级并行算法正交

可同时使用

适合大规模片上并行视频编码器;相比标准CABAC

增加约55%的晶体管即可实现2倍以上的符号处理加速比和1Gbin/s的吞吐率.

Abstract

This paper proposes a new CABAC pipeline driving by syntax element instructions and a CABAC-based parallel arithmetic entropy coder for on-chip large-scale parallel H.264 video coders is also presented in this paper.Furthermore

the hardware architecture and transistor cost of the new parallel entropy coder are evaluated.This new parallel entropy coder can cooperate with the traditional symbol-level parallel algorithms and it suits the manycore platform well.Compared with the traditional CABAC hardware

the new parallel entropy coder can double its throughput to 1Gbins/s by a cost of 55% transistors.

关键词

Keywords

references

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

A H.264 Intra Prediction Mode Decision Algorithm and VLSI Implementation

Related Author

HUANG Kai

QIN Xing

YAN Xiao-lang

GE Hai-tong

Related Institution

Institute of VLSI Design, Zhejiang University

⁰